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Abstract
This thesis presents a new approach for the design and fabrication of bond wire
magnetics for power converter applications by using standard IC gold bonding wires
and micro-machined magnetic cores. It shows a systematic design and characteri-
zation study for bond wire transformers with toroidal and race-track cores for both
PCB and silicon substrates. Measurement results show that the use of ferrite cores
increases the secondary self-inductance up to 315 µH with a Q-factor up to 24.5 at
100 kHz. Measurement results on LTCC core report an enhancement of the secondary
self-inductance up to 23 µH with a Q-factor up to 10.5 at 1.4MHz. A resonant DC-
DC converter is designed in 0.32 µm BCD6s technology at STMicroelectronics with a
depletion nmosfet and a bond wire micro-transformer for EH applications. Measures
report that the circuit begins to oscillate from a TEG voltage of 280mV while starts
to convert from an input down to 330mV to a rectiﬁed output of 0.8V at an input
of 400mV. Bond wire magnetics is a cost-eﬀective approach that enables a ﬂexible
design of inductors and transformers with high inductance and high turns ratio. Addi-
tionally, it supports the development of magnetics on top of the IC active circuitry for
package and wafer level integrations, thus enabling the design of high density power
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Signiﬁcant eﬀorts are recently devoted in developing high performance magnetic
components compatible with Integrated Circuit (IC) processes. Air-core inductors and
planar transformers shaped as spirals are implementable in standard IC processes, al-
though it is diﬃcult to achieve good eﬃciencies and high inductance values. In fact, an
overall size reduction of magnetic components for power converters is a strategic issue,
as well as the minimization of power losses. The ultimate market drivers are pushing
the growth of new miniaturized platforms such as Power Supply in Package (PwrSiP)
and Power Supply on Chip (PwrSoC) technologies. In PwrSiP the magnetics are co-
packaged with the converter circuitry, while in PwrSoC the magnetics are integrated
and, potentially lead to the realization of monolithically integrated power supplies.
However, on-chip magnetics usually require complex and expensive deposition tech-
niques which currently limit their market application.
The main goals in the design of power conversion circuits are high eﬃciency and re-
duced power losses. In order to develop highly eﬃcient DC-DC converters, active semi-
conductor devices such as mosfets are used as switches, while passive components are
required for temporarily storing energy and for ﬁltering the periodic switching output
pattern of DC-DC conversion in order to extract the DC component. Generally, the
quality of such passive elements aﬀects power dissipation losses. A modern challenge
for the miniaturization of DC-DC converters is the integration of passive components
achieving similar performance of discrete passives with a comparable footprint from
0.5 to 10MHz. Recent progress in increasing the switching frequency in commercial
DC-DC converters has enabled the use of smaller passive components. However, such
advancements are restricted by structural limitations of magnetic materials related
to magnetic saturation and internal power losses. A diﬀerent approach is to remove
completely the magnetics from the converters as in charge pumps which are based on
a net of switches and capacitors; however this approach implies a signiﬁcant energy
loss due to the capacitor switches. Although the design of charge pump converters
can minimize losses and achieve satisfactory eﬃciency, their application requires high
complexity and it is limited to a small range of voltage conversion ratios. Actually,
several power converters use transformers which can store energy as inductors allowing
a wide-ranging conversion ratio with high eﬃciency.
Power inductors and transformers are generally fabricated by wounding a coil
around a planar core as in solenoid and toroidal structures, or by enclosing the coils
within a multilevel magnetic core as in spirals. The design of such devices must con-
sider the current ﬂowing in the coil which produces a magnetic ﬁeld, in which the
energy is stored. A good micro-inductor should achieve a high inductance with a low
series resistance in a small footprint area. In cases where a magnetic core is used, the
inductance increases proportionally to the relative permeability of the core. However,
this can lead to the saturation of the core for low values of applied magnetic ﬁeld, and
xi
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to high AC core losses.
Various integration techniques are available for reducing the size of power devices.
For package level integration the magnetics are co-packaged side by side with the die
and connected within the package, whilst for wafer level integration the magnetics are
built into the substrate or on top of the die thus decreasing the overall device footprint
area. A simple approach to form a power device is the use of IC bonding wires based
on solid phase welding to enclose the magnetic core. This kind of devices, called
bond wire magnetics, is a promising solution compared to Micro Electro-Mechanical
System (MEMS) technology due to the standard process and the low resistivity of
bonding wires which enables the realization of eﬃcient power converters. Furthermore,
bond wire magnetics with toroidal core facilitate high inductance to DC resistance
ratios while reducing the overall footprint area. Beyond this, the performance of bond
wire magnetics can be adjusted by varying wire loop height and core thickness, whilst
a toroidal geometry produces a negligible external magnetic ﬁeld over active ICs.
This thesis presents a new approach for realizing bond wire transformers for power
converters by using conventional gold bonding wires and micro-machined cores. It
shows a systematic design study and a fabrication technique for bond wire trans-
formers with toroidal and race-track cores for both Printed Circuit Board (PCB) and
silicon substrates. Furthermore, it demonstrates how this technique is suitable for
integration of magnetics built on top of the substrate, thus enabling the design of
high density power components. Experimental results report that the use of soft fer-
rite cores enhance the secondary self-inductance up to 315 µH with a Q-factor up to
24.5 at 100 kHz, which represent the actual state-of-the-art for bond wire toroidal
magnetics. On the other hand, experimental results on LTCC core show an increase
of the secondary self-inductance up to 23 µH with a Q-factor up to 10.5 at 1.4MHz.
This new methodology is cost-eﬀective and enables a manageable design of inductors
and transformers with high inductance and high turns ratio. Finally, a resonant DC-
DC converter is designed in 0.32 µm BCD6s technology at STMicroelectronics with a
depletion nmosfet and a bond wire micro-transformer. Measures report that the con-
verter starts to oscillate from an input voltage down to 280mV and begins to convert
from an input down to 330mV to a rectiﬁed output of 800mV at an input of 400mV.
This circuit permits the development of battery-less and low input voltage DC-DC
converters for Energy Harvester (EH)s.
This thesis is structured as follows. The ﬁrst chapter describes a review of actual
technology in the ﬁeld of micro-magnetics and introduces the reader to the state-of-
the-art in this area while showing the basic magnetic materials and structures.
The second chapter describes the fundamentals of wire bonding processes and
techniques and explains the density limits for ball banding on silicon in order to
determine the bonding capability and yield.
The third chapter deﬁnes the basic magnetic relationships for the design and the
modeling of inductors and transformers in both low-frequency and high-frequency
regions.
The fourth chapter shows in detail the design and fabrication of the toroidal and
race-track bond wire magnetics realized on both PCB and silicon substrates and as-
sembled with standard gold IC bonding wires. The characterization of the prototypes
is reported together with the measurement results compared to air-core devices.
The last chapter illustrates a review of modern low-voltage DC-DC architectures
for Thermo Electric Generator (TEG) sources and shows the design of a self-startup
resonant DC-DC converter with a bond wire micro-transformer. Finally, small-signal




1.1 Micro-magnetic materials for magnetic core
The growing demand for miniaturized and eﬃcient micro-magnetics has produced
the need for developing magnetic materials as magnetic core for power devices. Soft
magnetic materials are usually employed in power components thus providing the
desired inductance for micro-inductors and a high magnetizing inductance, as well as
a good coupling between the windings, for micro-transformers. This section shows the
basic magnetic materials along with the main properties and deposition techniques for
the fabrication of the magnetic core.
1.1.1 Magnetic materials
Almost all materials are poor conductors of magnetic ﬂux due to their low relative
permeability. Hence the purpose of a magnetic core is to produce an easy path for the
magnetic ﬂux in magnetic circuits, similarly as the conductors carry electric currents
in electronic circuits. Magnetic materials can be classiﬁed in two main categories:
soft and hard. Soft magnetic materials can be easily magnetized and demagnetized,
so that they can transfer or store magnetic energy in circuits with AC waveforms.
Besides, hard magnetic materials are diﬃcult to magnetize and demagnetize, thus
making them attractive as permanent magnets in brushless and synchronous electric
motors [45].
The major magnetic materials are: silicon steel, nickel-iron alloy (permalloy),
cobalt-iron alloy (permendur), ferrites, amorphous metallic alloys, and iron powders.
The role of the relative permeability is to give a measure of the enhancement of the
magnetic ﬂux concentration compared to air core devices. Furthermore, the presence
of the core in magnetic circuits causes an increase in the inductance over the same air
core circuit, thus resulting in a better capability to store magnetic energy.
The key properties which deﬁne a magnetic material are: relative permeability µrc,
saturation magnetic ﬂux density Bs (T), resistivity ρc (Ωm), and operating frequency
fop (Hz). The magnetic properties of a material are determined by the interaction of
the magnetic dipoles of its atoms with an external magnetic ﬁeld. These properties
depend on the crystalline structure of the material. Hence, magnetic materials can
1
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Table 1.1: Resistivity values of various ferromagnetic materials.






MnZn ferrite 102 − 103
Zn ferrite 102
Fe ferrite 4 · 10−3
Metallic glass 125 · 10−6
NiFe (permalloy) 45 · 10−6
SiFe (silicon steel, 2.5% Si) 40 · 10−6
Co alloy (50%) 35 · 10−6
SiFe (silicon iron, 1% Si) 25 · 10−6
SiFe (silicon iron, 0.25% Si) 10 · 10−6
Fe (iron) 9.6 · 10−6
Nanocrystalline 1.2 · 10−6
be classiﬁed in: ferromagnetics, paramagnetics, diamagnetics, antiferromagnetics, and
superparamagnetics. Almost all the magnetic cores for power devices are made up of
soft ferromagnetic materials due to the better capability of conduct magnetic ﬂux
and the larger relative permeability than any other magnetic materials. Popular alloy
elements which act as a soft ferromagnetic materials are silicon (Si), aluminum (Al),
manganese (Mn), zinc (Zn), and chromium (Cr). Tables 1.1, 1.2 on the next page,
and 1.3 on page 4 give an overview, respectively, of the resistivity, saturation ﬂux
density, and relative permeability values of several ferromagnetic materials used for
power devices [45].
Another parameter is the curie temperature Tc (
◦C) which deﬁnes the maximum
temperature that disintegrates the ferromagnetic domains. Above the curie tempera-
ture, a ferromagnetic material becomes a paramagnetic material, while µrc drop to 1.
Generally, Tc ranges from 120 to 1121
◦C, however most of the magnetic cores work
at temperature below 100 ◦C [45].
1.1.2 Properties of magnetic materials
The characteristics of a magnetic core for eﬃcient and miniaturized magnetic com-
ponents in the frequency range from 1 to 10MHz can be summarized as: high resistiv-
ity, low coercivity, high saturation magnetic ﬂux density, high relative permeability,
high magnetic anisotropy ﬁeld, and low core losses [45, 61].
High resistivity ρc leads to low eddy currents in the core which represent a dissipa-
tive loss of energy and deﬁne the maximum operating frequency fop of the device. Fur-
thermore, a high resistivity material has an increased skin depth δc (m) which ensures
that the magnetic ﬁeld intensity is constant within the core thickness tc (m). Low
coercivity Hc (Am
−1) allows to minimize hysteresis loss at high frequencies, whilst
high saturation magnetic ﬂux density Bs enhances current-handling capability of the
device. Besides, high and stable relative permeability µrc permits to increase the in-
ductance and to get stable performance at high frequency. High magnetic anisotropy
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Table 1.2: Saturation ﬂux density values of various ferromagnetic materials.
Material Saturation ﬂux density Bs (T) at T = 20
◦C
50% Co alloy 2.3
0.25% Si iron 2.2
2.5% Si steel 2
Metallic glass 1.6
78% NiFe alloy (permalloy) 1.5
78% NiFe alloy (supermalloy) 1.5
48% NiFe alloy 1.5
50% Ni, 50% Fe 1.4− 1.6
Nanocrystalline 1.2− 1.5
80% Ni, 4% Mo alloy 0.8
50% Ni, 50% Fe alloy 0.75
MnZn ferrite 0.4− 0.8
NiZn ferrite 0.3
ﬁeld Hk (Am
−1) increases the operating frequency and current-handling ability. Fi-
nally, core losses which include eddy current and hysteresis losses, can be minimized
by using soft magnetic materials with high resistivity and low coercivity ﬁeld. While
resistivity and saturation ﬂux density are intrinsic properties of a core material, per-
meability, coercivity and anisotropy ﬁeld can vary depending on the deposition process
and shape of the magnetic core.
1.1.3 Deposition techniques for on-chip magnetics
The most widespread deposition techniques for the fabrication of on-chip magnetics
are: screen printing, sputtering, and electroplating [61]. Screen printing is generally
used for deposition of nonmetallic thin ﬁlms such as soft ferrites (NiZn and MnZn)
because the core material is suspended in a polymer matrix for deposition. While
screen printing proposes simple process together with deposition of high resistivity
cores (ρc > 1 Ωm), the high temperature annealing makes this technique inappropriate
for standard silicon based MEMS technology.
Another approach is sputtering which is suitable for the deposition of a wide
range of magnetic materials including alloys with high resistivity (100 − 1000 µΩ cm)
which reduce eddy current losses, while ensuring higher saturation ﬂux density and
higher permeability. Sputtering is a controlled deposition process compatible with low-
temperature Complementary Metal-Oxide Semiconductor (CMOS) fabrication tech-
nology, however only ﬁlms up to a thickness of few hundred nanometers can be de-
posited due to the expensiveness of the process. Diﬀerent types of thin ﬁlms have
been sputtered in recent years including CoZrNb, FeCoBC, FeCoBN, high resistivity
CoHfTaPd alloy, and nanocrystalline ﬁlms such as CoZrO and CoMgF2 [61].
Last option is electroplating which is suited for achieving deposition of thick ﬁlms
while maintaining compatibility with standard IC and MEMS fabrication. The most
commonly electrodeposited materials are NiFe (permalloy) and NiFeMo (supermalloy)
due to their high relative permeability, low hysteresis losses and widely established de-
position technology from recording-head industry. Other electroplated materials are
Ni50Fe50 (orthonol) and Ni45Fe55 thin ﬁlms, especially the latter has higher satura-
tion ﬂux density, high anisotropy ﬁeld and higher resistivity than standard Ni80Fe20
4 CHAPTER 1. MICRO-MAGNETICS FOR POWER APPLICATIONS
Table 1.3: Relative permeability values of various ferromagnetic materials.





50% Ni, 50% Fe (orthonol) 2000
MnZn ferrite 1000− 4000
0.25% Si iron 2700
48% Ni alloy 4000
2.5% Si steel 5000
4% Si steel 7000
50% Co alloy 10 000
Metallic glass 10 000
Nanocrystalline 15 000− 150 000
80% Ni, 4% Mo alloy 50 000
Mumetal 75% Ni, 5% Cu, 2% Cr 100 000
99.96 % pure iron 280 000
79% Ni, 17% Fe, 4% Mo (permalloy) 12 000− 100 000
79% Ni, 5% Mo (supermalloy) 1 000 000
permalloys [63]. Table 1.4 on the next page shows a review of several magnetic mate-
rials used as core for micro-magnetic structures [61].
1.1.4 Comparison of on-chip magnetic materials
The most employed integrated magnetic materials for power applications are: soft
ferrites, metallic thin ﬁlms, and nanocomposite thin ﬁlms [61]. At low frequencies
(< 1MHz) soft ferrites such as NiZn and MnZn are the most widely used materials for
power devices. Although they exhibit low saturation ﬂux density and low permeability,
thick ﬁlms (tc ∼ 500 µm) can be deposited due to their high resistivity using screen
printing techniques. The main disadvantage is the high coercivity which leads to high
hysteresis losses at higher frequencies and to an incompatibility with IC fabrication.
At higher frequencies (> 5MHz) thin ﬁlms such as permalloy with higher satura-
tion ﬂux density compared to ferrites and lower coercivity are more appropriate. These
materials (as metallic alloys) have low resistivity thus limiting the core thickness, and
they can be deposited with low temperature silicon technologies such as sputtering
and electroplating. Higher composition of magnetic elements such as Fe, Ni, and Co
and non-magnetic elements such as O and P is required to reach higher permeability,
thus leading to a trade-oﬀ between saturation ﬂux density and resistivity based on the
application requirements.
For very high frequencies (> 100MHz) the key property of magnetic thin ﬁlms is
the resistivity due to eddy current losses. The best solution is the lamination of the
core with alternate layers of magnetic and dielectric ﬁlms, to reduce eddy currents and
to allow the deposition of thicker magnetic core. In recent times, new nanoengineered
materials are emerging for integrated power applications such as nanogranular and
nanocomposite ferromagnetic cores [89]. These materials consist of nanoparticles of
metallic magnetic material separated by dielectric which allow an improvement in
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Table 1.4: Review of core materials for micro-magnetics.
Material Deposition technique Bs (T) µrc ρc (µΩ cm) tc (µm)
NiZn [71] Screen-printing 0.2 6 108 300
NiZnFeO [49] Screen-printing 0.23 25 108 100
CoTaZr [51] Sputtering 1.44 500 100 2.2
CoZrO [13] Sputtering 0.9 80 2000 6
CoHfTaPd [44] Sputtering 1 n.a. 170 9
CoZrTa [30] Sputtering 1.52 300 99 2†
Ni80Fe20 [28] Electroplating 0.8 2000 20 10
NiFeMo [72] Electroplating 0.8 2500 n.a. 5
Ni80Fe20 [72] Electroplating 1 1300 20 12
Ni45Fe55 [63] Electroplating 1.5 280 45 3.5− 5
n.a.: data not available.
†: laminated core (4 layers of 0.5 µm each).
Table 1.5: Frequency range values of several ferromagnetic materials.
Material Frequency range
Iron alloys 50− 3000Hz
NiFe alloys 50− 20 000Hz
CoFe alloys 1− 100 kHz
Nanocrystalline 0.4− 150 kHz
Amorphous alloys 0.4− 250 kHz
MnZn ferrites 10− 2000 kHz
Iron powders 0.1− 100MHz
NiZn ferrites 0.2− 100MHz
resistivity thus addressing the challenge for high operating frequency. Table 1.5 gives
an overview of the frequency range values of diﬀerent ferromagnetic materials for
power devices [45].
1.1.5 Comparison of commercial magnetic materials
The mostly used commercial magnetic materials for power applications are: iron
alloys (FeSi), nickel-iron alloys (NiFe), cobalt-nickel alloys (CoNi), ferrites (MnZn and
NiZn), powders, ceramic tapes (Low Temperature Co-ﬁred Ceramic (LTCC)), and
amorphous (CoFeSi) or nanocrystalline alloys [45].
Iron alloy cores are made of iron and small amount of silicon and exhibit low
resistivity (> 10−7 Ωm) comparable with that of good conductors, high relative per-
meability (∼ 2500− 5000), high saturation ﬂux density (∼ 1.5− 2T), and high eddy
current and hysteresis losses. Generally, silicon is added and lamination is realized
in order to reduce eddy currents and to improve the relative permeability. FeSi alloy
cores are used at very low frequency (up to 5 kHz) in power transformers and electric
motors.
Nickel-iron alloy cores, also called permalloy, are mainly composed by low-nickel or
high-nickel alloys and have the highest relative permeability (> 40 000), high satura-
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tion ﬂux density (∼ 0.8−1.5T), and low resistivity (> 5 · 10−7 Ωm). These materials
are sensitive to mechanical stress and are suitable for low frequency applications (up
to 20 kHz).
Cobalt-nickel alloy cores have the highest saturation ﬂux density (up to 2.4T),
high relative permeability (> 10 000), low resistivity (> 3.5 · 10−7 Ωm), and same
frequency range of NiFe alloys.
Ferrites are the most widespread soft materials in power electronics due to the low
cost and low eddy current losses. Commercial ferrites exhibit high relative perme-
ability (∼ 100 − 10 000), low saturation ﬂux density (∼ 0.4 − 0.8T), and very high
resistivity (> 1 − 107 Ωm). They are brittle and sensitive to any shock and, as an
insulator, they can be used in the high frequency range (up to 50 MHz). MnZn ferrites
have higher permeability (> 1000), relatively low resistivity (> 1 Ωm), and low oper-
ating frequency (up to 2MHz), while NiZn ferrites have lower permeability (< 300),
higher resistivity (> 103−107 Ωm) and thus low losses, and high operating frequency
(up to 50MHz).
Powder cores are manufactured from pulverized iron alloys or permalloy by grind-
ing the base material into ﬁne particles (size from 5 to 200 µm) plus a coating with
an inert insulating material. Powders have low relative permeability (∼ 10 − 500),
relatively high saturation ﬂux density (∼ 0.5− 1.3 T), high resistivity (∼ 1 Ωm), and
ﬁnd use in toroidal inductors for switched-mode power supplies in a wide range of
frequencies (from 1 kHz to 10MHz).
LTCC tapes are ﬂexible ﬁlms of magnetic powder designed to be ﬁred at high
temperature. These tapes have low relative permeability (∼ 50 − 600), very high
resistivity (∼ 107 Ωm), and can be used for high frequency applications.
Finally, nanocrystalline or amorphous alloys are thin ﬁlms (∼ 20 µm) prepared
from ultra-ﬁne grains (size from 10 to 20 nm) with high saturation ﬂux density (∼
1.2 − 1.5T), very high relative permeability (∼ 15 000 − 150 000), and fairly low
resistivity (∼ 10−6 − 10−8 Ωm). Nanocrystalline materials are usually laminated to
reduce eddy current losses and to improve the operating frequency (up to 100MHz).
1.2 Micro-magnetic structures for power devices
The choice of the magnetic structure is essential to achieve high-inductance, mini-
mize resistive losses at high frequency, and to get the largest current available without
saturating the core. Hence, power devices employ a magnetic core to increase the
inductance value. Magnetic components represent one of the key challenges for the
evolution of PwrSiP and PwrSoC platforms. The structure of a power device can be
classiﬁed into two main approaches depending on the arrangement between conductors
and magnetic core. In the ﬁrst approach the planar coils are enclosed by a multilevel
magnetic core. Typical models are spiral and strip-line inductors and transformers.
In the second approach the conductors are wrapped around a planar magnetic core.
Typical models are toroidal and solenoid inductors and transformers, as well as bond
wire magnetics based on existing IC bonding wires. In order to characterize the per-
formance of a magnetic structure in a ﬁxed footprint area, several factors must be
considered including: high inductance value per area, low DC resistance to get high
current, and high quality Q-factor for high eﬃciency [52, 61]. This section outlines
in detail the aforementioned structures together with the main DC and AC ﬁgures of
merit.
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(a) Square-shaped spiral inductor. (b) Race-track shaped spiral inductor.
Figure 1.1: Examples of spiral micro-magnetics.
1.2.1 Spiral magnetics
The spiral type magnetics are the most appropriate structures to form a planar
inductor or transformer due to their high inductance value, low DC resistance, and
highQ-factor [1, 61]. Typical shapes of spiral magnetics are both square or circular [46,
67]. The spiral structure is obtained by enclosing the windings in a magnetic material
to achieve the required inductance and to reduce ElectroMagnetic Interference (EMI).
The main drawback of the spiral structure is the diﬃculty to induce anisotropy in the
magnetic core during the deposition process. This compromises the ability to minimize
core loss at high frequency and limits its application frequency. Typically, integrated
spirals for power supplies are limited to switching frequency < 10MHz with a current
lower than 1A.
A race-track shaped spiral inductor can be fabricated by stretching a circular
loop thus resulting in an elongated form [63, 87]. Figure 1.1 shows a picture of a
square-shaped (a) and race-track shaped (b) spiral micro-inductors. The core can be
deposited in the presence of a magnetic ﬁeld to induce a uniaxial anisotropy along the
longitudinal direction, which generates a magnetic easy axis in the direction of current
ﬂow. In [7] a 0.9 µH race-track spiral transformer is reported with NiFe permalloy core
capable of working up to 5MHz with an eﬃciency of 40, whilst in [69] a 300 nH race-
track inductor with NiFe core is suitable for use in high frequency, i.e. > 10MHz, with
high eﬃciency. Another example of spiral structure is the inductor in [30] compatible
with 90 nm CMOS process with inductance higher than 100 nH with a CoZrTa core.
At high frequencies small sized air core inductors with small values of inductance
are generally used, with the downside of higher power losses in coils due to Joule
heating than magnetic core inductors, as many more turns are required to achieve a
suﬃcient inductance. In [62] a comparison between 36 nH magnetic core and 36 nH
air core spiral inductors designed to operate up to 100MHz is reported, and shows
that the performance of the magnetic core inductor is superior up to 50MHz than
the air core inductor. However, for higher frequencies lamination is essential to limit
eddy currents. Besides, several race-track inductors have been realized in several buck
converters at frequencies up to 100MHz [98, 99].
Last option for developing high-power spirals is to embed the structure in the sub-
strate, i.e. silicon [97] or PCB [102], thus getting low proﬁle and increased packaging
densities.
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(a) Toroidal inductor. (b) Solenoid inductor.
Figure 1.2: Examples of toroidal micro-magnetics.
1.2.2 Toroidal magnetics
The toroidal type structure is another approach to realize micro-inductors and
micro-transformers. This structure uses conductors wrapped around a magnetic core,
and is more suitable for power supplies with switching frequency below 10MHz. The
main defects of toroidal magnetics are the diﬃculty to achieve an uniaxial anisotropy
ﬁeld, as for spirals, and the high process complexity due to the multilevel metalizations.
A toroidal inductor design is implemented in [70] in a 5.6mm x 5.6mm device area with
an inductance of 0.5 µH up to 10MHz and a Q-factor up to 20. A race-track shaped
toroidal magnetics can be obtained with a stretched version of the toroidal core, thus
permitting an uniaxial anisotropy in the magnetic core useful for higher frequencies
and allowing higher turns density. In [1] a toroidal micro-inductor with permalloy core
is fabricated with an inductance of 0.4 µH at 10 kHz and a DC resistance of 300mΩ,
whilst [28] shows an inductor with inductance up to 120 µH and Q-factor up to 14
with Vitrovac and NiFe alloy cores.
Another form can be obtained by a solenoid structure which uses a bar core shaped
magnetic core. Solenoid race-track shaped magnetics have been fabricated as shown
in [51] with inductance above 70 nH in a footprint area below 1mm2. Figure 1.2 shows
a picture of a toroidal (a) and solenoid (b) micro-inductors.
1.2.3 Bond wire magnetics
The bond wire type structure is a simple approach to fabricate a power device by
using regular IC bonding wires technology to enclose the magnetic core as in toroidal
magnetics. This construction has several advantages compared to MEMS technology
as a post-processing step to realize the magnetics [56]. Firstly, the standard process
and the low resistivity of bonding wires (aluminum or gold) compared to the metallic
thin ﬁlms, and the higher Q-factor. Secondly, the components realized with bonding
wires can be integrated into the System on Chip (SoC) packaging process, thus making
possible the realization of cost-eﬀective and eﬃcient power converters [57].
In addition, bond wire magnetics with toroidal core demonstrate high inductance
to DC resistance ratio, which is a key parameter for evaluating the DC performance of
magnetics, as well as a small footprint area [61, 70, 89]. Beyond this, the performance
of bond wire magnetics can be optimized by varying the wire loop height and the
core thickness. Moreover, the toroidal geometry produces very small EMI which is
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(a) Toroidal bond wire inductor. (b) Solenoid bond wire inductor.
Figure 1.3: Examples of bond wire micro-magnetics.
distributed mainly outside the IC substrate due to the planar closed magnetic path,
ergo reducing high frequency eﬀects in the bulk [68, 88]. Figure 1.3 shows a picture of
toroidal (a) and solenoid (b) bond wire micro-inductors. The structure of bond wire
components allows to deposit magnetic materials by using sputtering or electroplating
techniques [61].
Several examples of bond wire magnetics are reported in literature. In [55, 57] a
solenoid bond wire 2 : 1 micro-transformer with 70 nH of inductance is described with
MnZn ferrite epoxy core for PwrSoC applications. An improved version of solenoid
bond wire inductor is reported in [56] with inductance up to 340 nH, whilst [42] shows
an IC power converter built in a 0.5µm CMOS process with 3-turn bond wire induc-
tors. Other attractive devices are the on-chip magnetics proposed in [96] with gold
bonding wires and inductances up to 2.7 µH at 1MHz. These devices use very thin
permalloy and ferrite layers as magnetic core with a thickness of 0.25mm and race-
track shaped toroidal geometry with electroplated gold metalization. Besides this, in
[58, 59] several prototypes of bond wire 1 : 38 transformers with toroidal ferrite cores
are presented with very high inductances up to 315 µH and high Q-factor up to 24.5
for both PCB and silicon substrates.
Table 1.6 on the next page shows a comparison of various power devices in the
actual literature with several magnetic core structures including spiral, toroidal and
bond wire magnetics.
1.2.4 Integration techniques
Since magnetic components are the largest part of power converters, the interest
for reducing the size of power devices is highly increasing in recent years [52]. Several
integration techniques are currently available for shrinking micro-magnetics which can
be classiﬁed into: board level, package level, and wafer level.
For board level the magnetic devices are integrated in an organic-based Flame
Retardant 4 (FR4) or ceramic-based LTCC substrates. The mechanical properties
such as processing temperature of the organic substrate are not compatible with the
silicon die, whilst ceramic substrate are generally suitable for silicon. For package level
the magnetic devices are co-packaged side by side with the die and combined inside
within the package. Finally, for wafer level the magnetic components are directly built
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on the same IC or on top of the silicon die. For magnetics built on top, the power
components are fabricated on top the active circuitry thus decreasing the overall device
area. For magnetics fabricated in the die, the power inductors or transformers are
built nearby the active part on the same die. Besides this, from low (board) to high
(wafer) integration levels the output current is reduced while the operating frequency
is improved [52].
Generally, air core spirals implemented directly in the substrate have been used in
Radio Frequency (RF) circuits [3, 53], whilst spirals with magnetic core are generally
developed for board [6] and wafer [97] level integrations. On the other hand, both
bond wire and toroidal structures are suitable for integration into the PwrSiP and
PwrSoC platforms for package and wafer level integrations.
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1.3 Figures of merit for micro-magnetics
1.3.1 DC ﬁgures of merit
The main DC parameters for the design of a micro-inductor are: inductance L (H),
series DC resistance RDC (Ω), number of turns n, saturation current Isat (A), and
footprint area Ar (mm
2).
The inductance per unit DC resistance L/RDC (HΩ−1) is a useful ﬁgure of merit
to evaluate the DC performance of micro-inductors [61]. For a given footprint area,
L/RDC can be improved in several ways by: increasing the number of turns, using
a thicker core, and employing a higher permeability core. Adding more turns in a
ﬁxed device area implies the use of thinner conductor thus enlarging the RDC . Core
thickness can be improved until reaching the skin depth while a laminated core can be
adopted, however this will increase the process complexity. Finally, a higher perme-
ability core can be adopted, despite this limits the saturation current and operating
frequency of the device.
A comparative performance of power micro-inductors can obtained by plotting
the L/RDC versus the energy density E (J) deﬁned by E = L · I2/2 · Ar (Jm−2)
where I (A) is the current of the inductor. Generally, E can be enhanced by reducing
the relative permeability, this will decrease linearly the inductance while increasing
quadratically the saturation current. Alternatively, the use of high permeability core
improves the inductance but with lower energy density. Figure 1.4 on the following
page shows a comparison of the L/RDC versus E of several integrated and commercial
micro-inductors.
Commercial ferrite, ferrite based, and bond wire inductors show quite high energy
density with high L/RDC due to the thick magnetic core employed, whilst micro-
inductors which use magnetic core have higher inductance than air core inductors.
Solenoid inductors lead to high L/RDC with low energy density, because the larger
number of turns which decreases the saturation current. Spiral inductors are consid-
ered as a structures which lead to high inductance at low energy density. Toroidal
and race-track shaped inductors show a trade-oﬀ between L/RDC and energy density,
however they demonstrate similar performance to solenoid and spiral inductors [62].
Finally, air core devices show the lowest L/RDC with diﬀerent energy density. The
most eﬀective method for improving L/RDC while maintaining high energy density is
the use of a laminated core and the apply of thicker conductors [61].
1.3.2 AC ﬁgures of merit
The AC performance of micro-magnetic components can be evaluated by the Q-
factor expressed as Q = 2pi fop L/R, which represents a measure of the AC losses
within the magnetic structure at diﬀerent frequency of operation. AC losses of a
power device includes AC core loss determined by the core material, and AC winding
loss determined by the conductors characteristics [61].
Core losses are primarily of two kinds: hysteresis loss and eddy-current loss [45].
Hysteresis loss represents the energy used for aligning and rotating magnetic moments
of the core, due to the friction forces involved in changing the alignment of the magnetic
domains. This energy is dissipated in the core thus producing heat. When using a
power device in an AC circuit, the core material goes through the hysteresis loop the
same number of times per second as the frequency of the applied current.
Eddy-current loss is produced by the eddy currents in the core which are generated
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Figure 1.4: Comparison of inductance per unit DC resistance versus energy density of var-
ious micro-inductor structures [61].
Figure 1.5: Classiﬁcation of power losses in magnetic components.
from a time-varying magnetic ﬁeld. These currents are induced every time there is
a change in the magnetic ﬁeld, and follow circular paths normal to the direction of
the magnetic ﬂux. The higher resistivity of the core material, the lower eddy-current
loss. As for hysteresis loss, eddy currents cause heating of the core, hence they must
be added at the total core losses. Similarly, winding loss is caused by eddy currents
in the conductors which increase the series resistance at high frequency. Figure 1.5
shows a classiﬁcation of power losses in micro-magnetic components.
Chapter 2
Fundamentals of wire bonding
Wire bonding is the most common chip interconnection technique in the packaging
of semiconductor components [36, 65, 93]. All wire bonding processes are based on
solid phase join where two materials are brought into close contact. This produces
electron sharing and atom diﬀusions depending on the materials involved and process
conditions, thus resulting in the formation of the bond. Generally, the wires are
bonded one at a time using a special tool and a combination of several parameters
such as heat, pressure, and ultrasonic energy. Figure 2.1 on the following page shows
an example of a chip attached to a substrate which is placed in a package with wire
bonds performed.
This chapter presents the major techniques and processes for wire bonding, ana-
lyzes the quality and reliability of wire bonds, and explains the density limits for ball
bonding on-chip. Finally, the design and wire bond process optimizations are shown,
and a comparison of chip interconnection techniques is reported.
2.1 Techniques and processes for wire bonding
Three major techniques are developed for wire bonding technology depending on
the welding agents: Thermocompression (T/C) bonding, Ultrasonic (U/S) bonding,
and Thermosonic (T/S) bonding [50, 65]. The shape of the bond wire is a direct
consequence of the wire bonding method and tool (capillary or wedge) used. T/C
and T/S bonding typically produce a ball-wedge bond because the ﬁrst bond has a
ball while the second has a wedge. This allows an easier manufacturing since after
performing the ﬁrst ball bond the wire may be moved in any direction without stress
on the wire, while the second wedge bond lies on an arc about the ﬁrst ball bond.
Figure 2.2 on the next page shows two pictures of the basic form of the bond: ball
bond (a) and wedge bond (b). On the other hand, U/S bonding produces a wedge-
wedge bond because both bonds have wedges. In this case, the manufacturing is more
diﬃcult because the second wedge bond lies on the center line of the ﬁrst wedge bond,
while the loop height H (m) is lower than in ball-wedge processes. Figure 2.3 on
page 15 shows two pictures of the two main wire bonding formation: ball-wedge for
T/C and T/S bonding (a) and wedge-wedge for U/S bonding (b); with D (m) as the
wire diameter.
In the T/C bonding the wire and the substrate are heated to high temperature
(300 − 500 ◦C) by mounting the substrate on a hot stage, while the intimate contact
is performed in a controlled time, pressure and temperature cycle with a capillary
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Figure 2.1: Example of a chip attached to a substrate placed in a package with wire bonds
in place.
(a) Ball bond. (b) Wedge bond.
Figure 2.2: Pictures of the basic form of the bond.
tool. Gold wire is commonly used since gold can be easily deformed under pressure at
elevate temperature and resists oxidation while diﬀusing readily. Ball bonding is used
in preference to wedge bonding since higher bonding rates can be obtained, while
one disadvantage is the high temperature involved during die attach through high
temperature solders.
In the U/S bonding the welding is achieved in a low-temperature process where the
source of energy is a transducer vibrating the bonding wedge tool. The combination
of pressure and ultrasonic vibration (20−60 kHz) produces the metallurgic weld (cold)
while causing surface oxides and contaminants to disperse thus getting a smoothing
interface. Aluminum or gold wires are generally used onto either aluminum or gold
pads.
In the T/S bonding ultrasonic energy with the ball bonding technique of the T/C
bonding are combined with lower temperature (100 − 150 ◦C). Ultrasonic bursts of
energy (20− 50ms) are generally used to produce the bond. Since the heat is applied
through the substrate without aﬀecting adhesive die attachments, T/S bonding has
been used with gold wire onto gold or aluminum pads while reducing the risk of
uncontrolled intermetallic growths. Table 2.1 shows the characteristics of the major
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(a) Ball-wedge for Thermocompression (T/C) and Thermosonic
(T/S) bonding.
(b) Wedge-wedge for Ultrasonic (U/S) bonding.
Figure 2.3: Characteristics of the main wire bonding formation techniques.
wire bonding methods used in modern IC.
2.2 Quality and reliability of wire bonds
Wire bonding quality is determined by many factors involved in the bonding pro-
cess such as: bond placement accuracy, bond shape, loop shape and proximity, bond
pull strength, and bond shear strength. While visual inspection and electrical test
of bonds are usually carried out, there are two mechanical methods for testing wire
bonds: pull strength test and shear strength test [95]. Pull strength test is a destruc-
tive mechanical testing based on a simple loop pull arrangement by placing a hook
under the wire and by applying a normal upward force until the wire is pulled up while
recording the load failure force. Pull test gives information about wire bond quality
and its associated bonding process. Shear testing is a destructive test applicable to
both ball and wedge bonds by moving a shear tool parallel to the bonded surface and
by shearing the ball bond while measuring the shear strength. Shear test gives infor-
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T/C High 300− 500 ◦C No Au Au, Al
U/S Low 25 ◦C Yes Au, Al Au, Al
T/S Low 100− 150 ◦C Yes Au Au, Al
Figure 2.4: Examples of failure modes obtained with destructive shear strength test.
mation about the quality and the integrity of the ball (or wedge) bond to substrate.
Figure 2.4 shows the major failure modes obtained with shear strength test.
Despite the reliability improvements and high yields per wire, many problems
still take place in wire bonded interconnection systems [65]. Common complications
include stress-strain matches, die attach media interactions, and wire breakage due to
grain growth followed by stress-induced creep. This section shows the wires used and
the metallurgical systems produced in wire bonding.
2.2.1 Wires used in wire bonding
Gold wire is used extensively for T/C and T/S bonding. Surface ﬁnish and cleanli-
ness are the critical issue to ensure the formation of a strong bond to prevent bonding
capillaries. Pure gold can be pulled to produce an adequate breaking strength and
the proper elongation to be used as bonding wire. Ultra pure gold is very soft, but
even extremely small amount of impurities, 5 to 10 ppm by weight or 30 to 100 ppm
of Cu are added to make the gold wire workable [50, 65].
Pure aluminum is typically too soft to be pulled into a ﬁne wire. Therefore,
aluminum is often alloyed with 1% Si or 1% Mg to provide a reinforced mechanism.
At room temperature 1% Si exceeds the solubility of silicon in aluminum by a factor
of 50 which leads to silicon precipitation. The number and the size of the silicon
precipitates are dependent on the cooling rate from higher temperatures. Al-1% Mg
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(a) Gold-aluminum intermetallic growth
around a gold ball bond on an aluminum
pad.
(b) Gold-aluminum intermetallic consumed
over a gold wedge bond on an aluminum
pad.
Figure 2.5: Pictures of intermetallic compounds of an AuAl system [65].
alloy can be drawn into a ﬁne wire that exhibits a breaking strength similar to that
of Al-1% Si. The Al-1% Mg alloy wire bonds are superior to the Al-1% Si bonds in
resistance to fatigue and to degradation of ultimate strength after exposure to high
temperatures [50, 65].
Recently, copper wire has been used for bonding IC metalization with both T/C
and T/S bonding due to their economy and resistance of the wire to move in the
plane perpendicular to its length (sweep) during encapsulation. The major problem
of copper wire is the bondability because copper is harder than gold and aluminum
hence causing the cratering of the metalization aside [50, 65].
2.2.2 Metallurgical systems
In wire bonding process the reliability depends on the growth of intermetallic
compounds between wire and pad metalization [50]. Intermetallic formation is the
series of compounds which can be produced when gold wire and aluminum pad (or
vice versa) are used. The exact compound depends on the process conditions including
time, temperature, and amount of each element. Typical metallurgical systems are:
AuAu, AuAl, AuCu, AuAg, AlAl, AlAg, AlNi, and CuAl.
Gold wire to gold pad (AuAu) is extremely reliable because the bond is not sub-
jected to interface deterioration and intermetallic formation. Even a poorly welded
gold-gold bond will increase in strength with time and temperature. Either T/C and
T/S bonds are easily and reliable.
Gold to aluminum (AuAl) welding is the most commonly used in wire bonding
processes, however this bonding can lead to the formation of intermetallic compounds
such as purple plague AuAl2 and white plague Au5Al2. These metallurgical systems
are brittle materials unstable at high temperatures because Kirkendall voids tend to
form due to diﬀerent diﬀusion rates of Au and Al atoms [50, 65, 73]. This causes
bond failure and increases the electrical resistance of the joint. Figure 2.5 shows two
pictures of intermetallic compounds in a gold-aluminum system: intermetallic growth
on a gold ball bond realized on an aluminum pad (a) intermetallic consumed on a gold
wedge bond performed on an aluminum pad (b).
Gold wire to copper bond (AuCu) can cause the formation of three ductile inter-
metallic phases such as Cu3Au, AuCu, and Au3Cu. These compounds can decrease
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the bond strength at higher temperature as a result of Kirkendall voiding. Generally
cleanliness of the bonding surface is extremely important to ensure good bondability
and reliability.
Gold to silver system (AuAg) is very reliable for very long times at high temper-
atures. This system does not form intermetallic compounds and interface corrosion,
however bondability problems can arise from contaminants like sulfur.
Aluminum to aluminum system (AlAl) is highly reliable because it does not pro-
duce intermetallics and corrosion. Aluminum wire on aluminum metalization welds
best with U/S bonding.
Aluminum bond to silver pad (AlAg) is often used in thick ﬁlm hybrids. The phase
diagram is very complex with many intermetallic phases, while Kirkendall voids can
occur only at temperature higher than the operating range of electronic circuits.
Aluminum to nickel system (AlNi) is typically used with large diameter wires,
i.e. D > 75 µm, while aluminum wires are less predisposed to Kirkendall voiding
and galvanic corrosion. This metallurgical system has used in high production on
power devices and high temperature applications. The main problems when bonding
to nickel is bondability rather than reliability due to nickel surface oxidation.
Copper wire to aluminum substrate (CuAl) can produce ﬁve diﬀerent intermetallics
similar to those of AuAl system, however the growth in the former is slower. The
intermetallic growth in CuAl bonds does not result in Kirkendall voiding but lowers
the shear strength at 150− 200 ◦C due to the growth of a brittle CuAl2 phase. In the
range 300− 500 ◦C bond strength signiﬁcantly decreases with the increase of the total
intermetallic thickness.
Finally, the major causes of bond failure which inhibit the intimate metal-to-metal
contact are due to: short exposure to high temperature (few hours > 300 ◦C), longer
exposure to moderate temperature (hundreds of hours > 150 ◦C), presence of moisture
within the package, and presence of ionic contamination (Na+, K+, Cl). Ideally a
monometallic bonding system should be used [65].
2.3 Density limits for ball bonding on-chip
Nowadays wire bonding has become the main chip interconnection technology, thus
bringing to reduce pad dimension and wire diameter. Actually, wires as small as 18 µm
can be bonded using T/S process. As the density of chip interconnects has increased
during last years, wire bonding has progressed to a fully automated process while
T/S and U/S bonders have become the most widespread techniques. Automatic wire
bonding uses patter recognition to locate marks on both the chip and the package, and,
after alignment, the bonder automatically bonds all Input/Output (I/O) connections
at a rate up to ﬁve bonds per second [65].
In order to validate the bonding capability several constraints have to be considered
for ball bonding technique [93]. Figure 2.6 on the facing page shows the spacing
limitations for ball bonding on-chip. The ﬁrst constraint is the width of the bonding
window (1) which should not overlap the passivation. As shown on the top scheme of
Figure 2.3 on page 15, item (1) must be greater than the minimum ball spread which
is comprised between 2.5 to 5.0 times the wire diameter D. The second limit is the
distance between top of in-place ball and edge of capillary tip (2). The third limit is
the distance between top of bonding loop and conical edge of capillary (3). Finally,
the last constraint is the wire-to-wire spacing (4) or Bond Pad Pitch (BPP) which is
restricted by items (1), (2), and (3). Common values of BPP range from 90 µm to
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Figure 2.6: Spacing limitations for ball bonding on chip.
140 µm for wire diameters between 18 µm to 32 µm, respectively.
2.4 Design process optimization
Electrical and mechanical characteristics of the materials involved in the wire bond-
ing process must be considered in the design process for achieving a reliable wire bond.
The design process of wire bond connections includes the choice of: wire diameter and
material, pad dimension and material, and wire aspect ratio [50]. The minimum al-
lowable wire diameter is generally based on the maximum acceptable resistance per
unit length, while the bond pad dimension, including the BPP, is used to evaluate
the maximum number of wire bond connections. Critical wire material properties
must be considered such as: wire resistivity, shear strength, tensile strength (yield
and ultimate), Young's modulus, Poisson's ratio, hardness, and coeﬃcient of thermal
expansion. Besides this, the metalization material needs to be selected to match right
the wire used. The main characteristics involved in the choice of the pad material are:
• pad resistivity;
• pad bondability;
• pad tendency to form intermetallic compounds;
• pad hardness;
• pad corrosion resistance;
• pad coeﬃcient of thermal expansion.
Several points derived from the physics of failure models must be considered in the
design process ﬂow [50]:
• wire material must be a low resistivity metal to ensure signal integrity coming
from the IC without deteriorating;
• wire diameter must not exceed 1/4 of the pad size in case of ball bonds and 1/3
of the pad size in case of wedge bonds;
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• yield strength, ultimate tensile strength, and endurance limit of the wire must
be greater than stresses produced in the wire during temperature cycles;
• bond materials should have interdiﬀusion constants which allow the formation
of a strong bond while preventing excess intermetallics during the expected op-
erational life (see subsection 2.2.2 on page 17);
• pad material should be free of impurities to ensure good bondabiity;
• wire and bond pad hardness should be reasonably matched because a wire harder
than the pad would inhibits cratering by absorbing the energy during the bond-
ing process; while a wire softer than the pad would dissipates the energy from
the bonding process to the substrate.
The electrical and mechanical performance of a wire bonded package can be optimized
if the designer knows the capabilities and limitations of the wire bond process [50].
The main constraints for a ball banding process as shown in Figure 2.3 on page 15 (a)
are:
• ball size is approximately 2 to 3 times the wire diameter, 1.5 times for small ball
applications with ﬁne pitches, and 3 to 4 times for large bond pad application;
• bond size should not exceed 3/4 of the pad size, about 2.5 to 5 times the wire
diameter, depending on the geometry and moving direction of capillary during
bonding;
• loop heights of 150mm are now common, but they depend on the wire diameter
and on the application;
• loop length should be less than 100 times the wire diameter. However, in some
cases such as high I/O connections wire lengths have to increase to more than
5mm.
On the other hand, the main constraints for a wedge bonding process as shown in
Figure 2.3 on page 15 (b) are:
• a high-strength wedge bond is possible even the bond is only 2 − 3 µm wider
than wire diameter;
• pad length must support the longitudinal dimension of the wedge bond as well
as the tail;
• the pad's long axis should be oriented along the intended wire path;
• bond pad pitch must be designed to maintain consistent distance between wires.
2.5 Wire bond process optimization
2.5.1 Bonding parameters
Bonding parameters are of fundamental importance because they control the bond-
ing yield and reliability of the entire bonding process [36]. The key variables involved
in the wire bonding process, as discussed in the section 2.1 on page 13, are listed
below:




• ultrasonic frequency and power.
The force imposed on the wire holds the two surfaces in close contact with each
other. The force must be strong enough to localize the ultrasonic energy onto the wire
without causing excessive deformation, while too little force may result in skipping
and cratering. Typical force values are 30− 45 g for the ﬁrst bond, while 70− 90 g for
the second bond.
Temperature is induced into the process either through a heated workholder or
through the tool by a heated capillary. The action of the heat is twofold: dissipate
any water vapour, and plasticize the wire. Typical temperature range depending on
the adopted techniques are listed in table 2.1 on page 16.
Time is needed for the welding mechanism to fully take place. Typical values for
time are 30−40ms for the ﬁrst bond, while 40−50ms for the second bond. Any time
over 50ms is generally wasted because it produces overworking of the wire which will
lead to metal fatigue, except for very thin wire applications where low power and long
time are required to produce an acceptable bond.
Finally, ultrasonic energy results from a mechanical scrubbing action that: removes
contaminants and irregularities from the bond junction, and helps diﬀusion of the
metals by causing acoustic slippage in the crystal lattice. Typical values of ultrasonic
frequency are 55 − 65 kHz depending on the bonding process. Ultrasonic power is
needed also to improve the ultrasonics from values of 3W.
2.5.2 Optimization of parameters
Wire bonding optimization is a simple logical process in which the bonding param-
eters should be adjusted so that reproducibility is at a maximum whilst maintaining
high full strength. These optimum conditions are further controlled by wire type, pad
metalization, and device conﬁguration. Hence, a series of bonding tests have to be
performed by varying bonding parameters until reaching the optimum conditions [50].
Three sets of curves of bond pull strength versus power, time, or force can be
obtained by varying one of these parameters while holding the other two constants
at their optimum values. Each curve is similar to the curve of bond pull strength
versus wire deformed width shows in Figure 2.7 on the next page. As each parameter
is increased, the bond grows stronger in lift-oﬀ strength. At the same time, due to
wire deformation, the transition from the wire into the bond becomes weaker. At
maximum pull strength the failure mode changes from bond lift-oﬀ to wire breakage
failure. We can deduce that lowest reproducibility is within the lift-oﬀ failure region
and within the breakage failure region after the deformed width exceeds two times
the wire diameter. Highest repeatability is within the breakage failure region, directly
after the maximum pull strength. This is the optimum bonding region which produces
maximum reproducibility consistent with high pull strength.
2.6 Comparison of chip interconnection methods
The electronic packaging industry is providing solutions to address the challenges
posed by recent developments in silicon technology. Multi Chip Modules (MCM) is
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Figure 2.7: Curve of bond pull strength versus wire deformation width.
a promising solution where a package combines multiple ICs into a single system-
level unit [50]. The resulting module is capable of handling an entire function. The
components of an MCM are normally mounted encapsulated on a substrate where the
bare dies are connected to the surface by wire bonding technology. MCM oﬀers an
impressive variety of advantages instead of mounting packaged components directly
on the PCB such as:
• performance improvements: shorter interconnect lengths between die, lower
power supply inductance, lower capacitance loading, less cross talk, and lower
oﬀ-chip driver power;
• miniaturization capability: MCM results in a smaller overall package when com-
pared to packaged components making the same function, hence resulting I/O
to the system board is signiﬁcantly reduced;
• low manufacturing cost silicon sweep allows the integration of mixed semicon-
ductor technology;
• lower board complexity: several devices onto one package reduce the complexity
and minimize the cost of PCBs;
• improved reliability: less number of interconnects between components and
boards.
Three separate technologies are involved in the manufacturing of an MCM: sub-
strate technology, die attach and bonding technology, and encapsulation technology
[50]. Although wire bonding is a well proven method to provide interconnection to
chips, other approaches are available nowadays in the microelectronics industry for
chip packaging such as: Ribbon bonding, Tape Automated Bonding (TAB), and Flip-
Chip (FC) bonding. This section reviews the most common interconnection technology
for assembling an MCM.
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2.6.1 Wire bonding
As discussed in Chapter 2 on page 13 wire bonding is the dominant chip to sub-
strate connection method [50]. In wire bonding the chip is attached to the substrate
with the pads facing away from the substrate, while bonding wires made of gold or
aluminum are then attached by solid phase welding on the chip pads. The most com-
mon alternatives of the process are U/S wedge-wedge bonding of 18−32 µm aluminum
wire and T/S ball-wedge bonding of 18−32 µm gold wire. Large wire diameters up to
500 µm in aluminum are used to bond high power chips, while the minimum wire di-
ameter is 7 µm for manual bonding of microwave devices. Besides, the minimum wire
diameter for automatic wire bonding determined by the lack of sensitivity in touch
down sensors is 17.8 µm. The main advantages of wire bonding technology are:
• good yield method;
• well established technique;
• cost-eﬀective for low to medium production process.
However, there are some drawbacks due to:
• slow process;
• movement of the bond-head restricted;
• high parasitic inductance limits high-frequency applications.
2.6.2 Ribbon bonding
Ribbon bonding is the same process as wedge-wedge U/S bonding with the excep-
tion that the bond wire is replaced by a rectangular section ribbon. The ribbon can
be made of aluminum, silicon, or gold. Another diﬀerence between wire and ribbon
bonding is the reduced material deformation in the latter (10%) compared to wire
deformation (50− 220%).
2.6.3 Tape automated bonding
Tape Automated Bonding (TAB) is an interesting alternative to conventional wire
bonding originally developed as a highly automatic technique for packaging large vol-
ume from low to high I/O devices [50, 93]. The TAB process involves bonding silicon
chips to patterned metal on polymer tape using T/C bonding. Later processing is car-
ried out in strip form through operations such as testing, encapsulation, and burn-in
followed by excising of the individual packages from the tape and attachment to the
substrate or board by outer lead bonding.
In TAB the chip is attached to a polymer tape prepared with copper conductors.
This attachment, called the inner lead bond, is normally done at the wafer fabrication
level. The copper wires are connected to the pre-bumped chips by T/C bonding,
typically all in one go (gang bonding). However, this may cause cracks in the chip
passivation and sometimes one and one lead is connected at the time to allow better
control of the bonding.
In the assembly plant, the tape is cut is such way that the outer part of conductors
(leads) is exposed. The chip assembly is then aligned and soldered (or glued) to the
substrate using conductive adhesives. Normally, the cutting and bonding is done in one
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operation with a tool specially designed for the chip assembly. The main advantages
of TAB are:
• suited for high volume production;
• good electrical performance;
• possibility of pre-testing of chips attached to TAB frames prior to mounting into
expensive packages;
• possibility to mount chips with ﬁne pad pitch on a substrate with much larger
pitch.
Furthermore, the robust nature of TAB should give consistently high bond strengths.
However, there are disadvantages that are:
• expensive bonding tools;
• TAB ﬁlm must be designed for every chip type;
• the chips need special bumping and metallurgy;
• cross-talk may occur at high frequency;
• high inductance of conductors;
• diﬃculty in maintaining satisfactory planarity.
2.6.4 Flip-chip bonding
Flip-Chip (FC) bonding comprises a range of similar interconnection techniques
with in common the inverted status of the chip with respect to the substrate which
have the same pad pattern as the chip [50]. This technique requires the formation of
bumps onto the chip pads, which can be solder alloy balls or copper bumps in case
of solder connections. Contact is made between substrate metalization and bond pad
on the chip by means of a short path length of intermediary material such as solder,
gold, or conductive adhesive. When solder or isotropic conductive adhesive is used, an
underﬁll typically of epoxy is applied on two of the edges of the chip and ﬂows under
the chip by the capillary force. Figure 2.8 on the next page shows several examples of
FC joints between chip and substrate.
The most widely used form of FC bonding are: T/C or T/S bonding of gold
bumped chips electroplated or gold ball bumped, solder reﬂow by means of furnace or
thermode heating, and adhesive bonding by means of either anisotropic and acrylic
adhesive. The main advantages of this techniques are:
• very high I/O connections possible;
• cheap method;
• self alignment under reﬂow;
• suited for high-frequency devices due to the low inductance.
After all, there are some inconveniences due to:
• required extra metalizations on chips;
• ﬁne pad pitch requires ﬁne pitch boards;
• slow underﬁll process of epoxy.
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Figure 2.8: Examples of diﬀerent FC joints between chip and substrate.
2.6.5 Density performance comparison
Actually, automated wire bonding technology is limited to 50 µm square bond pads
at 80− 100 µm pitch with aluminum wedge-wedge bonding (25 µm wire). Depending
upon chip size it is possible to bond to more that 240 sites around the periphery
of the chip. Similar performance levels have been achieved with gold ball bonding
techniques, however due to tooling and wire tolerances, the process is less tolerant of
positioning errors.
Ribbon bonding is currently capable of being bonded to 40− 50 µm pads at 63 µm
BPP using specialized bonding tools.
TAB is generally limited to an inner lead width of 40 − 75 µm at 80 − 150 µm
BPP. Very high I/O counts are possible with area TAB although problems remain
with planarity and bonding heat consistence.
Like area TAB, FC bonding oﬀers very high interconnection density due to the
arrangement of bonding pads across the whole surface of the chip. Solder bumps
down to 100 µm at 200 µm BPP are in common use and work has been carried out on
bumps down to 40 µm in diameter on pitches below 100 µm. However, micron bump
technology is available to reduce pitches to 10 µm and devices with more than 2300





Almost all electronic circuits require the use of inductors and transformers. These
components are generally the largest, heaviest and expensive devices of a circuit. The
main feature of an inductor is the capacity to store magnetic energy in the form of a
magnetic ﬁeld. On the other hand, the main abilities of a transformer are the capability
to combine magnetic ﬂuxes of diﬀerent windings while transferring AC energy from
the input to the output through the magnetic ﬁeld, as well as to provide DC isolation
while transmitting AC signals. The amount of energy transferred is determined by
the operating frequency, ﬂux density, and temperature. This chapter shows the basic
magnetic relationships in order to analyze and design micro-magnetic components
such as inductors and transformers.
3.1 Magnetic relationships
An inductor with n turns carrying an AC current i (A) produces the MagnetoMo-
tive Force (MMF) (A turns) given by:
F = n i. (3.1)
The magnetic ﬂux φ (Wb) is forced to ﬂow in a magnetic circuit by the MMF driving
the magnetic circuit. The F is the analogous of the ElectroMotive Force (EMF) in
electric circuits which causes a current circulation. Generally, the magnetic circuit
is the space in which the magnetic ﬂux ﬂows around the coil. The magnetic ﬁeld













where A(m2) is the surface crossed perpendicularly by the magnetic ﬂux φ. The
relationship between the magnetic ﬂux density B and the magnetic ﬁeld intensity H
is given by:
B = µH = µ0 µrcH, (3.4)
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Figure 3.1: Example of B − H curves for air core (linear) and magnetic core (piecewise
linear approximation) micro-inductors.
where µ0 = 4pi · 10−7 (Hm−1) is the free-space permeability, and µrc is the core relative
permeability. For free space, insulators, and nonmagnetic conductors, µrc = 1. For
diamagnetic materials such as copper Cu, lead Pb, silver Ag, and gold Au, µrc ∼
1− 10−5. However, for ferromagnetic materials such as iron Fe, cobalt Co, nickel Ni,
and their alloys, µrc ∼ 1 − 106 [45]. The overall permeability µ = µ0 µrc (Hm−1)
describes how simply a material can be magnetized because magnetic ﬂux always
follows the path with the highest permeability. For a large value of µrc, a small
current produces a large ﬂux density B.
For ferromagnetic materials, the association between B andH is non linear because
the relative permeability µrc depends on H. Figure 3.1 shows two plots of the B −H
curve for air core and magnetic core inductors. The straight line which describes
air core inductors has a constant slope µ0, hence these inductors are linear. The
piecewise linear approximation corresponds to magnetic core inductors, where Bs (T)
is the saturation ﬂux density and Hs = Bs/µ (Am
−1) is the saturation ﬁeld intensity.
At low values of B < Bs, the relative permeability is high and also the slope of the
B − H curve µ0 µrc is high, while at high values of B > Bs the core saturates and
µrc = 1, thus reducing the slope of the B −H curve to µ0. The total peak magnetic
ﬂux density Bpk (T) consists of both DC component B
DC (T) and AC component
Bm (T) of the inductor, and should be lower than the saturation ﬂux density Bs of a
magnetic core at the highest operating temperature Tmax (
◦C) as deﬁned below:
Bpk = B
DC +Bm ≤ Bs (Tmax), (3.5)









where IL (A) and Im (A) are the amplitudes of the DC and AC components of the
inductor current, respectively, while lc(m) is the mean Magnetic Path Length (MPL)
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Figure 3.2: Basic magnetic element conducting magnetic ﬂux (left) and equivalent magnetic
circuit (right).
which is the mean length of the closed path that the magnetic ﬂux ﬂows around the
magnetic circuit.
The magnetic ﬂux linkage λ (Wb turns) is the sum of the ﬂux contained by each
turn of wire encompassing the magnetic core, and is described by:






2) is the cross-sectional area of the core crossed by the magnetic ﬂux.
3.2 Reluctance deﬁnition
The inductance of an inductor depends on the winding geometry, core geome-
try, permeability of the core, and frequency of operation [25, 45]. The reluctance R
(turns/H) is the resistance of the core to the ﬂow of the magnetic ﬂux φ, similarly to
the way in which the resistance R (Ω) opposes the electric current ﬂow. The concept
of reluctance can be expressed by Figure 3.2 which shows the basic magnetic element













Figure 3.3 on the following page shows an example of inductor and the corresponding
equivalent magnetic circuit.
3.3 Core saturation
For a magnetic core inductor the saturation magnetic ﬂux φs (Wb) is given by:
φs = AcBs, (3.11)
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Figure 3.3: Example of inductor composed by a core and a coil (left) and equivalent mag-
netic circuit (right).
while the saturation ﬂux density can be expressed as:




where Isat (A) is the maximum amplitude of the inductor current at which the core
saturates [45]. Hence, in order to avoid core saturation the ampere-turn limit is
extracted by:
(n Isat) ≤ BsAcR. (3.13)
Therefore, by considering a sinusoidal waveform vL = VL sin (2pi f t) (V) applied to
an inductor with maximum amplitude VLmax (V), the lowest frequency fmin (Hz) at





The minimum cross-sectional area Acmin (m
2) of the core to avoid saturation is:
Acmin =
VLmax
2pi n f Bs
. (3.15)
3.4 Design of inductors
A method for calculating the inductance L (H) of an inductor is the use of the core








If the number of turns n is equal to 1, the inductance L = 1/R. Moreover, by





The reluctance method allows to obtain several inductance expressions for various
types of core.
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Figure 3.4: Example of short solenoid inductor.
3.4.1 Solenoid inductor












where Ac = pi r
2, r (m) is the mean coil radius, and lc is the mean core length. On the
other hand, the inductance L of a single-layer solenoid of length lc can be estimated
















lc + 0.9 r
, for r/lc < 1.25. (3.19)
The inductance of the short solenoid is smaller than that of the inﬁnitely long round
solenoid. As r/lc increases, K = L/L∞ decreases. Figure 3.4 shows an example of a
ﬁnite length solenoid.
3.4.2 Toroidal inductor
A toroidal inductor can be seen as a ﬁnite length solenoid closed on itself to form
a toroid shape. The low-frequency inductance of a tightly wounded toroidal inductor
















where r = (Do+Di)/4 (m) is the mean radius of the core withDo (m) andDi (m) as the
outer and inner core diameters, while Ac = pi (Do −Di)2/16 and lc = 2pi r = pi (Do +
Di)/2. Similarly, the inductance expression for a toroidal inductor with rectangular
















where Ac = tc (Do −Di)/2 with tc (m) as the core thickness and lc = 2pi r = pi (Do +
Di)/2. Figure 3.5 on the following page shows an example of a toroidal inductor with
rectangular cross section.
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Figure 3.5: Example of toroidal inductor with rectangular cross section.
3.4.3 Air gap and inductance factor
The overall reluctance can be controlled by introducing an air gap in the core. In
a gapped core, a small section of magnetic ﬂux path is replaced by a nonmagnetic
material such as air or nylon [45]. In fact, adding an air gap in a core is equivalent
to include a large gap reluctance Rg (turns/H) in the magnetic circuit shows in Fig-
ure 3.3 on page 30 in series with the core reluctance Rc (turns/H). This is analogous
to add a large series resistor in an electric circuit to reduce the magnitude of the cur-
rent at a ﬁxed source voltage. The low-frequency inductance of a coil with an air gap




































Rc = 1 +
Rg
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An air gap causes a substantial decrease in the eﬀective relative permeability, however
it produces a more stable permeability and reluctance, resulting in a more predictable
inductance.



















Each core of diﬀerent materials, shapes, and sizes have a unique value of AL, thus it
can be used to predict the desired inductance of an inductor from the core material
characteristics [45].
3.5 Design of transformers
Transformers are widely used in power electronics to step down or step up the
AC voltage to a level appropriate for low-voltage or high-voltage circuits, respectively.
A transformer is a system of two or more reciprocally coupled coils, which share a
common magnetic ﬂux wounded on the same core. Generally, the main function of a
transformer can be summarized as:
• modify the level of AC voltages and currents;
• reverse voltage or current waveforms;
• transform impedance;
• provide DC electrical isolation;
• store and transfer magnetic energy.
This section shows the basic relationships for the design and the modeling of trans-
formers.
3.5.1 Ideal transformer
A two-winding transformer is realized by wrapping two coils on the same magnetic
core [25, 45]. The ﬁrst coil has n1 turns and is referred as the primary winding, while
the second coil has n2 turns and is referred as the secondary winding. A time varying
current i1 (A) in the primary coil produces a magnetic ﬂux in both windings, which
induces a voltage v2 (V) over the secondary winding. The polarity of the mutual
induced voltage depends on the way the coils are wounded in relation to the reference
direction of coil currents indicated by the dot convention. Hence, transformers can be
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Figure 3.6: Example of non inverting two-winding transformer (left) and circuit symbol
(right) with dot convention.
inverting and non inverting. Figure 3.6 shows an example of non inverting two-winding
transformer with the corresponding circuit symbol.
For an ideal transformer, the core has inﬁnite resistivity (ρc ∼ ∞), inﬁnite per-
meability (µrc ∼ ∞), zero core reluctance (R ∼ 0), inﬁnite bandwidth, while the
magnetic ﬁeld is conﬁned within the core and it is linked to both windings. The pri-
mary coil is usually connected to an AC voltage source v1 (V) while the secondary coil
is connected to a load resistor RL (Ω). The input voltage v1 generates the current i1
in the primary coil, which establishes a magnetic ﬂux φ. This magnetic ﬂux is related





The variations in the magnetic ﬂux induce an output voltage v2 over the secondary





which causes the output current i2 (A) equal to i2 = v2/RL to ﬂow. The voltage















An ideal transformer is lossless and all of the instantaneous power provided by the
input source p1 = i1 v1 (W) is delivered to the load resistor as the output instantaneous
power p2 = i2 v2 (W), thus:












Hence, we get the following set of equations using dependent voltage and current
sources:
v2 = n12 v1, (3.34)
i1 = n12 i2, (3.35)
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Figure 3.7: Circuit model of an ideal lossless transformer.
which represents the circuit model of an ideal lossless transformer, as shown in Fig-
ure 3.7. Since v2 = RL i2, v1 = v2/n12 = RL i2/n12, and i1 = n12 i2, the transformer











Generally, a voltage transformer should never be used with a short circuit at the
output. Referring to Figure 3.6 on the facing page, from Ampère's law the magnetic
ﬂux φ is given by:
φ =
n1 i1 − n2 i2
R , (3.37)




For an ideal transformer (R = 0, µrc =∞), equation (3.37) becomes:
n1 i1 − n2 i2 = 0, (3.39)
yielding the turns ratio n = n2/n1 = i1/i2 obtained in (3.33).
3.5.2 Real transformer
The total magnetic ﬂux φ of a transformer consists of a mutual ﬂux φm (Wb) and
a leakage ﬂux φl (Wb) expressed as:
φ = φm + φl = φm + φl1 + φl2, (3.40)
where φl1 (Wb) and φl2 (Wb) are the leakage ﬂuxes on the primary and secondary
side, respectively. The mutual ﬂux φm of a two-winding transformer is the piece of
the total ﬂux which is common with both coils, while the leakage ﬂux φl is the piece
of the total ﬂux which does not link both coils [45].
In order to analyze the behavior of a real lossy transformer, we start to consider
a two-winding transformer driven by an AC current source i1 with an open circuit at
the output. The current through the secondary coil is zero (i2 = 0A) and does not
induce any magnetic ﬂux. The AC current i1 circulating in the primary induces a
magnetic ﬂux φ11 (Wb) in the primary coil, which in turn induces an AC voltage v1
over the primary coil. The magnetic ﬂux produced by current i1 consists of a mutual
ﬂux φ21 (Wb) and a primary leakage ﬂux φl1 (Wb), as shown below:
φ11 = φl1 + φ21. (3.41)
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The mutual ﬂux φ21 links both primary and secondary side, while the primary leakage
ﬂux φl1 links only the turns of the primary coil. The ﬂux linkage of the primary
winding λ1 (Wb turns) is given by:
λ1 = n1 φ11 = L11 i1, (3.42)
where L11 = n
2














= Ll1 +M21, (3.43)
where Ll1 (H) is the leakage inductance of the primary coil, andM21 (H) is the mutual
inductance of the coupled coils. From Faraday's law the self-induced voltage at the











The ﬂux linkage λ21 (Wb turns) of the secondary winding (in linear transformers) is
equal to:
λ21 = n2 φ21 = M21 i1. (3.45)











Now we consider an AC current source i2 in series with the secondary coil and an
open circuit (i1 = 0A) across the primary winding. The AC current i2 circulating
in the secondary induces a magnetic ﬂux φ22 (Wb) in the secondary coil, which in
turn induces an AC voltage v2. The magnetic ﬂux φ22 is equal to the mutual ﬂux
φ12 (Wb) linking both primary and secondary side and the secondary leakage ﬂux
φl2 (Wb) linking only the secondary coil, as shown below:
φ22 = φl2 + φ12. (3.47)
The ﬂux linkage of the secondary winding λ2 (Wb turns) is given by:
λ2 = n2 φ22 = L22 i2, (3.48)
where L22 = n
2














= Ll2 +M12, (3.49)
where Ll2 (H) is the leakage inductance of the secondary coil, and M12 (H) is the
mutual inductance of the coupled coils. Again from Faraday's law, the self-induced











The ﬂux linkage λ12 (Wb turns) of the primary winding (in linear transformers) is
equal to:
λ12 = n1 φ12 = M12 i2. (3.51)
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From the reciprocity principle, we can assume that:
φ21 = φ12 = φ, (3.53)
M21 = M12 = M. (3.54)
Finally, we analyze a two-winding transformer with an AC current source i1 linked
to the primary side and an AC current source i2 connected to the secondary side.
From the superposition principle, we can extract the magnetic ﬂux in the primary coil
φ1 (Wb) induced by currents i1 and i2 as:
φ1 = φl1 + φ21 + φ12 = φ11 + φ12, (3.55)
resulting in the ﬂux linkage in the primary coil:
λ1 = n1 φ1 = n1 φ11 + n1 φ12 = L11 i1 +M12 i2, (3.56)

















Hence, the voltage over the primary inductance is the sum of the voltage due to
the primary winding self-inductance and the voltage due to the mutual inductance.
Similarly, we can extract the magnetic ﬂux in the secondary coil φ2 (Wb) induced by
currents i1 and i2 as:
φ2 = φl2 + φ12 + φ21 = φ22 + φ21, (3.58)
yielding the ﬂux linkage in the secondary coil:
λ2 = n2 φ2 = n2 φ21 + n2 φ22 = M21 i1 + L22 i2, (3.59)

















Hence, the voltage across the secondary inductance is the sum of the voltage due to
the secondary winding self-inductance and the voltage due to the mutual inductance.
Figure 3.8 on the next page shows the circuit model of a real lossy transformer.
3.5.3 Mutual inductance
By assuming that the current i1 circulates within the primary coil, while some of














The mutual magnetic ﬂux φ21 created by the current i1 is expressed as:
φ21 =
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Figure 3.8: Circuit model of a real lossy transformer.
while the ﬂux linkage λ21 is:
λ21 = n1 φ21 =












Similarly, the mutual magnetic ﬂux φ12 generated by the current i2 is expressed as:
φ12 =





while the ﬂux linkage λ12 is:
λ12 = n2 φ12 =












Finally, by comparing (3.67) and (3.64) we obtain that M12 = M21 = M .
If we assume that Ll1 = 0 and Ll2 = 0, the self-inductances of both primary and

















Extracting n1 and n2 from (3.68) and (3.69), respectively, and substituting them






The mutual inductance is proportional to the geometric mean of the self-inductances.
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3.5.4 Coupling coeﬃcient
Generally, not all ﬂux produced by the primary coil is combined to the secondary
coil. In order to analyze this leakage the coupling coeﬃcient of the primary winding



















Hence, the leakage inductance of the primary coil Ll1 is:
Ll1 = (1− k1)L11. (3.73)



















Thus, the leakage inductance of the secondary coil Ll2 is:
Ll2 = (1− k2)L22. (3.75)














Generally, if the windings have the same number of turns k1 = k2 = k, otherwise k1
is not always equal to k2. The coupling coeﬃcient k (0 ≤ k ≤ 1) is a measure of the
magnetic coupling between the coils. When the two coils are tightly coupled k = 1,
while if the windings are loosely coupled k  1.
3.5.5 Magnetizing inductance
Consider a two-winding transformer with a perfect coupling between coils (φl = 0),
and a nonzero core reluctance (R > 0, µrc <∞). Referring to Figure 3.6 on page 34,
from Ampère's law the magnetic ﬂux φ is given by:
φ =












i1 − n12 i2
)
. (3.77)
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Figure 3.9: Circuit models of a transformer with perfect coupling and ﬁnite magnetizing
inductance: referred to the primary side (top), and referred to the secondary
side (bottom).
and the magnetizing current in the primary side iLm (A) is:
iLm = i1 − n12 i2. (3.80)
The top circuit of Figure 3.9 shows the equivalent circuit of the transformer with the
magnetizing inductance on the primary side. For an ideal transformer with a zero core
reluctance, the magnetizing inductance approaches inﬁnity (Lm =∞).
Similarly, from Ampère's law the magnetic ﬂux φ can also be expressed as:
φ =













































where the magnetizing inductance on the secondary side Lms (H) is:
Lms =
n22
R = Lm n
2
12, (3.83)





3.5. DESIGN OF TRANSFORMERS 41
Figure 3.10: Circuit model of a real transformer with nonperfect coupling and ﬁnite mag-
netizing inductance on the primary side.
The bottom circuit of Figure 3.9 on the facing page shows the equivalent circuit of the
transformer with the magnetizing inductance on the secondary side. Finally we can














Lms = M n12. (3.87)
3.5.6 Complete model
As discussed in subsection 3.5.4 on page 39, in a real transformer not all magnetic
ﬂux induced by one coil links the other coil (φl > 0), hence k < 1. In fact, there is a
magnetic ﬂux induced by one coil in the space between the layers, in the space between
the winding and the core, and within the conductors. This eﬀect can be modeled by
leakage inductances. Several methods allow to increase the coupling coeﬃcient like the
use of wide and ﬂat coils with minimum insulation, and the use of interleaved windings.
Furthermore the coils of toroidal inductors or transformers should cover almost the
entire magnetic path [45]. In addition, as discussed in subsection 3.5.5 on page 39,
in a real transformer the core reluctance in nonzero (R > 0) depending on the value
of the relative permeability (µrc < ∞). Figure 3.10 shows the complete equivalent
circuit of a real transformer with the magnetizing inductance on the primary side and





where the self-inductances are:
L11 = Ll1 + Lm, (3.89)
L22 = Ll2 + Lms. (3.90)
Hence, the leakage inductances are given by:
Ll1 = L11 (1− k), (3.91)
Ll2 = L22 (1− k), (3.92)
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and the magnetizing inductances are:




Lms = k L22 = M n12, (3.94)









In order to get the voltages over the windings, the coupling coeﬃcient k has to be
taken into account in (3.95) thus getting the eﬀective turns ratio ne expressed as:





3.6 Losses and high-frequency design
This section describes the type of power losses in the core and the winding, and
shows the high-frequency circuit models of inductors and transformers. Impedance
measurement techniques are shown to calculate the main transformer parameters.
Finally, the lamination of the magnetic core is analyzed to overcome high-frequency
eﬀects.
3.6.1 Core losses
Core losses are the major restrictions in the design of micro-magnetics at high
frequency. They are of two types: hysteresis loss and eddy-current loss. Hysteresis
loss represents the energy used to arrange and twist the magnetic moments of the core
material. This energy is wasted in the core material as heat. A good magnetic material
will have a large permeability, but a very narrow hysteresis loop. For instance, soft
iron cores satisfy this condition thus resulting suitable for high-frequency applications,
while hard steel cores have wider hysteresis loop which causes larger hysteresis loss.
Eddy current loss is due to eddy currents because a time varying magnetic ﬁeld induces
a voltage which produces circulating currents. These currents follow circular paths
normal to the direction of the magnetic ﬂux, and produce a secondary magnetic ﬁeld
which opposes the original applied magnetic ﬁeld. A higher resistivity core material
has lower eddy current loss. Eddy-current loss, as hysteresis loss, causes heating of
the core [45].
The total power loss density in the core Pv (Wcm
−3) due to both hysteresis and
eddy-current losses, can be described by Steinmetz equation [84, 85] as follows:






−3) and Pev (Wcm−3) are the hysteresis and eddy-current power loss
density, respectively, Bm (T) is the amplitude of the AC component of the magnetic
ﬂux density, and fop (kHz) is the operating frequency. Generally Ph  Pev. Finally
kc, a, and b are the loss constants for a supplied core material. The total power loss
in the core Pc (W) is given by:





3.6. LOSSES AND HIGH-FREQUENCY DESIGN 43
where Vc = Ac lc (cm
3) is the core volume. Now if we consider a sinusoidal current
iL (A) circulating through the coil of an inductor with magnetic core as follows:
iL = IL sin (2pi fop t), (3.99)
we can redeﬁne the total power loss in the core of (3.98) in terms of:








where ILrms = IL/
√
2 (A) is the rms value of the current, while Rc (Ω) is the Equiva-














Another kind of power loss arises from winding losses, which are caused by skin
eﬀect and proximity eﬀects in conductors. The ﬁrst type of winding loss is due to skin
eﬀect mechanism that emerges when an AC current ﬂows in a conductor. Hence, a
magnetic ﬁeld is induced in the coil by its own current thus producing extra circulating
currents in the winding. The second type of winding loss is due to the proximity eﬀect
which appears when AC currents ﬂow in adjacent conductors. Therefore a magnetic
ﬁeld is induced in the coil by their nearby currents thus producing extra circulating
currents as well. However, proximity eﬀect is negligible when the conductor pitch is
much greater than the conductor radius. These currents tend to ﬂow near the surface
of the winding causing the current density to decrease from the surface to the center
of the conductor. As the frequency increases, the conductor's eﬀective resistance
increases, as well as the winding power loss. At low frequencies, the current follows
the path of the lowest resistance, while at high frequencies the current takes the path
of the lowest inductance. Winding losses are high-frequency phenomena and limit the
capability of conductors to carry high-frequency currents [20, 45].
The frequency behavior of micro-magnetics can be analyzed by evaluating the skin




pi µ0 µrm fop
, (3.102)
where µrm is the winding relative permeability, and ρm (Ωm) is the winding resistivity.
The skin depth describes the degree of penetration of a conductor by the magnetic ﬂux
and eddy currents. The skin eﬀect in the winding is negligible only if the conductor skin
depth δm is much greater than the metal thickness tm (m), i.e. δm  tm. Table 3.1 on
the following page shows diﬀerent skin depth values for copper at several frequencies.




pi µ0 µrc fop
, (3.103)
where ρc is the core resistivity. The skin eﬀect in the core is negligible only if the core
skin depth δc is much greater than the core thickness tc, i.e. δc  tc.
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Table 3.1: Skin depth values for copper at several frequencies.






















where wm (m) and tm (m) are the conductor width and thickness, respectively, while













which represents the AC-to-DC winding resistance ratio. At high frequency the current
is assumed to ﬂow uniformly over the skin depth only near both surfaces of a straight
conductor, while it is zero in the middle [45]. Furthermore, the conductor thickness
(generally the shorter dimension) is more aﬀected by the skin eﬀect than the conductor
width. Therefore, if we consider the eﬀective cross-sectional area of the current ﬂow
given by Ae = 2 δm wm (m









while for a round conductor of diameter d (m) the eﬀective cross-section is given by






pi δm (d− δm) . (3.108)
A wide conductor has a reduced DC resistance compared to that of a narrow conductor,
however the AC resistance of the wider conductor will exceed at a certain frequency
that of the narrower conductor. When an inductor or a transformer operate at low
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Figure 3.11: Circuit models of an inductor at low frequency (top) and at high frequency
(bottom).
where ILrms is the rms value of the current through the inductor. When the operating
frequency is high the current density is non uniform, hence the AC power loss in the
winding Pw (W) is expressed as:



















Finally, the total power loss PL (W) due to both core loss (hysteresis and eddy
current losses) and winding loss can be calculated by summing (3.100) and (3.110) as
[33]:








3.6.3 High-frequency inductor model
The low-frequency model of an inductor can be represented by the inductance L
in series with the DC series resistance RDCw . At high frequency the capacitance C (F)
between each turn of the winding operates as a shunt capacitance (or self-capacitance)
which depends on winding geometry, proximity of the core and turns, and eventually
on the permittivity of the winding coating. Hence, the core and the winding should
be coated to reduce, respectively, the core-to-winding capacitance and the turn-to-
turn capacitance [45]. The high-frequency inductor model includes the AC winding
resistance Rw, the core ESR Rc, and the self-capacitance C. Figure 3.11 shows the
equivalent circuit models of an inductor at low frequency (top) and at high frequency
(bottom). The total AC series resistance of an inductor Rs (Ω) is given by:
Rs = Rw +Rc. (3.112)
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The ﬁrst self-resonant frequency fr (Hz) of the parallel resonant circuit formed by the







where for f < fr the inductor impedance is inductive, while for f > fr the inductor
impedance is capacitive. Generally, the useful frequency range of an inductor is from
DC to approximately fr. At low frequency (δm  tm, δc  tc) winding and core losses
and self-capacitance can be neglected, hence Rc = 0, Rw = R
DC
w , and Rs = R
DC
w .
The bottom circuit in Figure 3.11 can be represented also by a high-frequency
series equivalent circuit [4, 33, 45] with an equivalent AC series resistance Rs,eq (Ω)
plus an equivalent AC inductance Leq (H) given by:
Rs,eq =
Rs
(1− ω2 LC)2 + (ω C Rs)2 , (3.115)
Leq =
L (1− ω2 LC − C R2s/L)
(1− ω2 LC)2 + (ω C Rs)2 , (3.116)
where ω = 2pi fop (rad). This equivalent model comprises the eﬀect of the self-
capacitance which is assumed to be independent of frequency. Finally, the self-
capacitance can be extracted by (3.116) using the self-resonant frequency fr deﬁned
as the frequency at which Xeq = ω Leq = 0, thus obtaining:
C =
1
(2pi fr)2 L(fr) +R2s(fr)/L(fr)
. (3.117)
3.6.4 High-frequency transformer model
The low-frequency model of a transformer can be obtained from the circuit in
Figure 3.10 on page 41 by including the DC series resistances of primary RDCw1 (Ω)
and secondary RDCw2 (Ω) coil. As for inductors, at high frequency the self-capacitances
must be included which consist of turn-to-turn capacitance, core-to-winding capaci-
tance, and winding-to-winding capacitance. The eﬀects of the self-capacitances include
resonant frequency, reduced bandwidth, and electrostatic coupling with other circuits
[45]. Hence, the high-frequency model of a transformer must consider the AC se-
ries resistances of primary Rw1 (Ω) and secondary Rw2 (Ω) coil, the core ESR Rc (Ω)
referred at the primary, and the self-capacitances of primary C1 (F) and secondary
C2 (F) winding [31, 38]. The winding-to-winding capacitance is not included since
it is usually negligible. Figure 3.12 on the facing page shows the equivalent circuit
models of a transformer at low frequency (top) and at high frequency (bottom) both
referred at the primary side. The AC series resistances of the primary Rs1 (Ω) and
secondary side Rs2 (Ω) of a transformer are given by:
Rs1 = Rw1 +Rc, (3.118)
Rs2 = Rw2 +Rc n
2
12. (3.119)
The quality factors of the primary QL1 and secondary QL2 side are given by:
QL1 =
2pi fop (Ll1 + Lm)
Rs1
=




2pi fop (Ll1 + Lm)
Rw1
, (3.120)
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Figure 3.12: Circuit models of a transformer at low frequency (top) and at high frequency
(bottom) referred at the primary side.
and:
QL2 =
















At low frequency (δm  tm, δc  tc) winding and core losses and self-capacitances
can be neglected, hence Rc = 0, Rs1 = Rw1 = R
DC
w1 , and Rs2 = Rw2 = R
DC
w2 .
As for an inductor, the primary coil of the bottom circuit in Figure 3.12 can be
represented by a high-frequency series equivalent circuit [33] with an equivalent AC




(1− ω2 L11 C1)2 + (ω C1Rs1)2 , (3.122)
L11,eq =
L11 (1− ω2 L11 C1 − C1R2s1/L11)
(1− ω2 L11 C1)2 + (ω C1Rs1)2 , (3.123)
where ω = 2pi fop. Similarly, the secondary coil can be represented by an equivalent
AC secondary resistance Rs2,eq (Ω) plus an equivalent AC secondary self-inductance
L22,eq (H) as follows:
Rs2,eq =
Rs2
(1− ω2 L22 C2)2 + (ω C2Rs2)2 , (3.124)
L22,eq =
L22 (1− ω2 L22 C2 − C2R2s2/L22)
(1− ω2 L22 C2)2 + (ω C2Rs2)2 . (3.125)
These equivalent models include the eﬀect of the self-capacitances of both sides which
are assumed to be independent of frequency.
48 CHAPTER 3. MODELING OF MICRO-MAGNETIC COMPONENTS
3.6.5 Impedance measurements
The main parameters of a two-winding transformer can be extracted from the
two-port network by performing Standard Open and Short circuit (SOS) tests and
Extended Open and Short circuit (EOS) tests [38, 45, 83, 90]. In SOS tests the
secondary coil is left open (i2 = 0A) while applying an AC voltage to the primary
coil with frequency fac (Hz). Measurements at the primary terminals give the primary
impedance Z11 = R11+i L11 (Ω), hence the primary self-inductance L11 and resistance




= Ll1 + Lm, (3.126)
R11 = <(Z11) = Rw1 +Rc. (3.127)
Similarly, the primary coil is left open (i1 = 0A) while applying an AC voltage to the
secondary coil with frequency fac. Measurements at the secondary terminals give the
secondary impedance Z22 = R22 + i L22 (Ω), hence the secondary self-inductance L22




= Ll2 + Lm n
2
12, (3.128)
R22 = <(Z22) = Rw2 +Rc n212. (3.129)
In EOS tests the secondary coil is short-circuited while applying an AC voltage to
the primary coil. Measurements at the primary coil give the total leakage inductance
Llp (H) referred at the primary side as:




In order to measure the coupling between the coils, the mutual inductance M is
measured with series-coupling tests [38]. Firstly, the two windings are connected in
series-aiding mode with the two minus terminals short-circuited. Measurements at the
two plus terminals give the series-aiding inductance La (H) as:
La = L11 + L22 + 2M. (3.131)
Secondly, the two windings are connected in series-opposing mode with one plus and
one minus terminal short-circuited. Measurements at the other terminals give the
series-opposing inductance Lb (H) as:
Lb = L11 + L22 − 2M. (3.132)





The series-coupling tests combined with the SOS and EOS tests can be used to com-
pute the transformer parameters only if the magnetizing ﬂux density is common for all
tests, establishing a constant value for Lm and Rc. However, the diﬀerential impedance
varies little with excitation current thus providing results without errors [38].
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Figure 3.13: Plot of the inductive relative permeability as a function of frequency for fer-
rites.
3.6.6 Complex permeability
The permeability at high frequencies becomes complex and it may be used to
represent all the type of core losses, especially for soft ferrites [35, 45]. The series
complex permeability µs of a magnetic core is given by:
µs = µ
′
s − i µ′′s = µ0 (µ′rs − i µ′′rs), (3.134)
where µ′s is the inductive permeability, µ
′′
s is the resistive permeability, µ
′
rs is the
inductive relative permeability, µ′′rs is the resistive relative permeability. The inductive
µ′rs and resistive µ
′′
rs relative permeabilities can be approximated by the magnitude of


















where µrc is the low-frequency relative permeability, fH (Hz) is the -3dB frequency of
the µ′rs characteristic, while Q = fH/∆ f is the quality factor with ∆ f (Hz) as the
-3dB bandwidth of the µ′′rs characteristic.
Therefore, the inductance of an inductor at any frequency L (H) can be modeled
as:
L = LDC0 µ
′
rs, (3.137)
where LDC0 is the low-frequency inductance with µrc = 1 obtained by (3.16). The
ESR of an inductor Rc (Ω), which represents the core loss, can be modeled as:





Commonly, MnZn ferrites have large µrc but low values of fH , while NiZn ferrites
have low µrc but high values of fH . Figure 3.13 shows a plot of the inductive relative
permeability as a function of frequency for ferrites. It is possible to obtain a parallel
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complex permeability model where the parallel inductance at any frequency Lp (H) is
the same of (3.137) as:
Lp ≈ LDC0 µ′rs, (3.139)
while the parallel ESR Rp (Ω) is obtained by:
Rp = Rc [1 + (2pi f Lp/Rc)
2]. (3.140)
3.6.7 Laminated and anisotropic core
Eddy current loss can be reduced by using a high resistivity core. Another option
is to split the core into nl slices called laminations with thickness tl (m). These sheets
have to be electrically insulated from each other and stacked together to form a thick
magnetic core [45]. If the core is laminated each layer has a little ﬂux, hence the
induced voltage decreases while the condition δc  tl is satisﬁed. Furthermore, if the
laminations are close enough to each other the total magnetic ﬂux is equal to the sum
of the ﬂuxes in each sheet. Thus if we consider tc = nl tl the low-frequency inductance












where h (m) is the height of the core.
For an anisotropic magnetic core, given the relative permeabilities in the hard
µhardrc and easy µ
easy
rc axis, and the MPLs in the hard l
hard
c (m) and easy l
easy
c (m) axis,






Reasy +Rhard , (3.142)
where Reasy and Rhard are the reluctances of the easy and hard axis, respectively,
given by:

























For a laminated core with total thickness tc = nl tl and h tl, the high-frequency
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where LDC is the low-frequency inductance obtained by (3.16) or (3.141) or in case of
an anisotropic core by (3.145). In addition, the ESR Rc can be expressed as:
Rc =






















The use of a laminated core allows to reduce eddy-currents and so the corresponding
power loss density Pev, thus decreasing Rc.

Chapter 4
Design and fabrication of bond
wire devices
Several micro-transformer prototypes with magnetic core and bonding wires are
designed and fabricated with toroidal and race-track shapes ﬁrst on PCB and later
on silicon substrate. The core materials investigated are soft ferrite toroids, LTCC
magnetic tapes, and Vitrovac thin ﬁlms with precise micro-mechanical processing.
Various core shapes and thickness are selected to maximize the number of turns in a
ﬁxed footprint area. The bonding wires designed are standard IC gold wires assem-
bled in clean room environment. In order to characterize the micro-transformers, the
devices are electrically and magnetically measured with LCR Meter and Shb Loop
tracer, respectively. Impedance measurements show the realization of high inductance
and high turns ratio transformers accordingly to analytical modeling. This chapter
describes the fabrication steps of the magnetic cores. Later, the design of the devices
on both PCB and silicon substrates is presented. Finally, the analytical modeling and
the impedance measurements are reported.
4.1 Fabrication of magnetic cores
4.1.1 Toroidal ferrites
The ﬁrst type of magnetic material used as core is the soft ferrite with toroidal
shape. Several high-permeability toroids are investigated and characterized as core
to increase the inductance and improve the coupling coeﬃcient of the bond wire
magnetics. The ﬁrst part is Fair-Rite 5943000801 [14] which is a NiZn uncoated
toroidal soft ferrite (43 material) with high resistivity ρc = 10
5 Ω cm, medium rel-
ative permeability µrc = 800, and low saturation ﬂux density Bs = 290mT, typi-
cally used for inductive applications. The second part is Fair-Rite 5975000801 [15]
which is a MnZn uncoated toroidal soft ferrite (75 material) with medium resistivity
ρc = 3 · 102 Ω cm, high relative permeability µrc = 5000, and medium saturation ﬂux
density Bs = 430mT, normally used for broadband transformer applications. The
third part is Epcos B64290P36X830 [24] which is a MnZn coated toroidal soft ferrites
(N30 material) with medium resistivity ρc = 0.5 · 102 Ω cm, high relative permeability
µrc = 4300, and medium saturation ﬂux density Bs = 380mT. Finally, the last part is
an epoxy mold with the same dimension used to evaluate the improvements obtained
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(a) Fair-Rite 5943000801 NiZn ferrite. (b) Fair-Rite 5975000801 MnZn coated fer-
rite.
(c) Epcos B64290P36X830 MnZn ferrite. (d) Dummy epoxy mold.
Figure 4.1: Microphotographs of the toroidal soft ferrites and epoxy mold used as core.
by the insertion of a magnetic core. Figure 4.1 shows four microphotographs of the
ferrites and epoxy mold used as core for the bond wire magnetics. The electrical and
magnetic properties of toroidal ferrites and dummy core are summarized in Table 4.1
on the next page, with Br (T) as the residual ﬂux density (or remanence) which rep-
resents the remanent magnetization for H = 0Am−1, and Hc (Am−1) as the core
coercivity which denotes the magnetic ﬁeld intensity required for reducing the ﬂux
density to B = 0T.
Whilst miniaturized ferrites are available in commerce, IC packages and wire bon-
der capillary sizes impose restrictions on the maximum core thickness tc usable [37,
65, 89]. Hence, the fabrication of the ferrites involves two micro-machining steps per-
formed at the Tyndall National Institute, Cork (IRL) represented by thinning and
coating. In the thinning step the core thickness is reduced to an height of tc ≈ 0.5mm
with a polishing machine for which the bonder capillary has enough space to reach the
inner bonding pads of the device. However tc can be further reduced if necessary, hence
decreasing the self-inductance. In the coating step, performed only for the 5975000801
core due to the lower resistivity, the thinned core is coated with an insulation ﬁlm (63
Norland optical adhesive with UV curing) to prevent any conductive paths between
core and coils. Figure 4.2 on the facing page shows the micro-fabrication steps of the
toroidal ferrite cores.
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Table 4.1: Electrical and magnetic properties of toroidal ferrites and dummy core.
Supplier Fair-Rite Fair-Rite Epcos n.a.
Part Number 5943000801 5975000801 B64290P36X830 Dummy
Material NiZn MnZn MnZn epoxy
Do (mm) 3.95 3.95 4.00 3.92
Di (mm) 2.15 2.15 2.40 2.12
h (mm) 1.40 1.40 1.60 0.50
µrc 800 5000 4300 1
fH (MHz) 1.6 0.8 0.9 n.a.
∆ f (MHz) 10 2.0 2.0 n.a.
ρc (Ω cm) 10
5 3 · 102 0.5 · 102 n.a.
Hc (Am
−1) 35.8 12.7 12.0 n.a.
Bs (mT) 290 430 380 n.a.
Br (mT) 130 140 n.a. n.a.
kc (100
◦C, 100 kHz) n.a. 6.6 · 10−8 n.a. n.a.
a (100 ◦C, 100 kHz) n.a. 1.52 n.a. n.a.
b (100 ◦C, 100 kHz) n.a. 2.19 n.a n.a.
n.a.: data not available.
Figure 4.2: Micro-fabrication steps of the toroidal soft ferrite cores.
4.1.2 Race-track LTCCs
The second type of magnetic material used as core is the LTCC magnetic tape
with race-track shaped toroid aspect. The ESL 40011 [21] and 40012 [22, 77, 82] are
LTCC ﬂexible cast ﬁlms of magnetic powder. They are given in a green state and
designed to be sintered at high temperature to give an isotropic ceramic body and get
large grains thus achieving signiﬁcant magnetic properties.
The fabrication of the tapes involves several micro-machining steps such as: lami-
nation, cutting, and sintering. In the lamination step each layer (thickness tl = 60µm)
is stacked one above the other and laminated with a warm isostatic press (Jenoptik
Hot Embosser) at the Tyndall National Institute, which applies ﬁrst high pressure
and then low temperature, thus getting a thick stack of nl layers. Later the lami-
nated stack is cut in a race-track shape with a laser equipment (Coherent AVIA Laser
355 nm 7W) at the National Centre for Laser Applications (NCLA), Galway (IRL).
Last step is the sintering (co-ﬁring) of the sample at high temperature with slow ﬁring
ratio performed in an oven (Nannetti KL 20) at the National Research Council of
Italy (CNR)-Institute of Science and Technology for Ceramics (ISTEC), Faenza (IT).
During the ﬁring step the sample contracts its dimensions due to frictional forces so
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(a) ESL 40011 laminated 9-layers stack. (b) ESL 40011 sintered 9-layers stack.
(c) ESL 40012 laminated 9-layers stack. (d) ESL 40012 sintered 9-layers stack.
Figure 4.3: Microphotographs of 9-layers laminated stacks of LTCC with race-track shape
before and after the sintering step.
it must be taken into account when designing the geometry. As discussed for ferrites,
the core thickness is limited to ≈ 0.5mm, hence nl = 9 layers are chosen as a lam-
inated stack with a total thickness of tc = nl tl ≈ 0.54mm. Figure 4.3 shows four
microphotographs of 9-layers LTCC stacks with race-track shape before and after the
sintering step.
The ESL 40011 is a green tape designed to be laminated at a combination of
pressure/temperature of 10MPa/70 ◦C and ﬁred at a peak temperature of 915 ◦C for
3 hours, thus getting a magnetic tape with µrc = 200. The sintering step includes
several stages such as: from room temperature to 450 ◦C at 0.7 ◦C/minute, hold 450 ◦C
for 1 hour, from 450 ◦C to 915 ◦C at 3.5 ◦C/minute, hold peak for 3 hours, from 915 ◦C
to 550 ◦C at 6 ◦C/minute, and cooling down to room temperature (∼ 3 ◦C/minute).
The measured shrink percentage is about 19% in all directions. Hence, the total core
thickness after sintering is ≈ 0.44mm. The ESL 40012 is a green tape designed to be
laminated at a pressure/temperature combination of 14MPa/70 ◦C and ﬁred at a peak
temperature of 915 ◦C for 3 hours, thus getting a magnetic tape with µrc = 500. Since
the 40012 is more dense than 40011, the former requires higher peak temperature
to get large grains and thus higher permeability. The sintering step comprises the
following stages: from room temperature to 450 ◦C at 0.7 ◦C/minute, hold 450 ◦C for
1 hour, from 450 ◦C to 930 ◦C at 3.5 ◦C/minute, hold peak for 4 hours, from 930 ◦C
to 550 ◦C at 6.3 ◦C/minute, and cooling down to room temperature (∼ 3 ◦C/minute).
Figure 4.4 on the next page shows the sintering stages of both ESL 40011 and 40012.
The measured shrink percentage is about 17% in all directions. Hence, the total core
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Figure 4.4: Sintering stages of the ESL 40011 and 40012 LTCCs.
Figure 4.5: Micro-fabrication steps of the race-track LTCC magnetic tapes.
thickness after sintering is ≈ 0.45mm. The co-ﬁred cores do not require any insulation
coating due to the high resistivity (ρc > 10
8 Ω cm) of the ceramic sample. Finally a
dummy epoxy mold with the same dimension is used to compare the performance
between magnetic and air core transformer. Figure 4.5 shows the micro-fabrication
steps of the race-track LTCC magnetic tapes.
4.1.3 Race-track thin ﬁlms
The Vacuumschmelze Vitrovac VC6155 U55 F [94] is a magnetostriction-free amor-
phous cobalt-based alloy with high permeability µrc = 1200, low resistivity ρc =
1.1 · 10−4 Ω cm, and ﬂat hysteresis loop. The VC6155 U55 F exhibits low values for
coercivity Hc = 2Am
−1 and thus very low losses, anisotropy ﬁeld, high saturation
ﬂux density Bs = 1000mT, and magnetostriction close to zero [39]. The VC6155 U55
F is annealed below crystallization temperature (∼ 350◦C) under a magnetic ﬁeld in
a protective atmosphere for several hours. After annealing the material is shaped as a
strip wound core with an insulation coating to form a semi-ﬁnished strip with thick-
ness tl = 21µm. Vitrovac oﬀers three diﬀerent hysteresis loop: F (ﬂat), Z (square),
and R (round). Flat loops (F) require a magnetic ﬁeld during annealing which is
aligned across the strip making an uniaxial anisotropy ﬁeld (easy axis). Flat loops
(F) oﬀer lower frequency dependence of losses showing the best reproducibility of the
magnetic properties, while they are sensitive to mechanical stress. Square loops (Z)
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Table 4.2: Electrical and magnetic properties of the LTCC magnetic tapes and Vitrovac
thin ﬁlms.
Supplier ESL ESL Vacuumschmelze
Part Number 40011 40012 VC6155 U55 F
Material LTCC LTCC Vitrovac
tl (µm) 60 60 21
µrc (100 kHz) 200 500 1200 (easy axis)
ρc (Ω cm) > 10
8 > 108 1.1 · 10−4
Hc (Am
−1) n.a. 330 2
Bs (mT) 300 350 1000
Br (mT) n.a. 250 n.a.
n.a.: data not available.
can be derived from magnetic ﬁeld annealing along the circumferential direction of the
core. Cores with Z-loops show higher scatter in the magnetic properties and higher
magnetizing losses compared to F-loops, hence with rising frequency, coercivity and
losses increase due to eddy currents. Finally round loops (R) are annealed without
magnetic ﬁelds and reveal a broader scatter of magnetic properties. The electrical and
magnetic properties of both LTCC tapes and Vitrovac thin ﬁlms are summarized in
Table 4.2.
The fabrication of the metallic VC6155 U55 F thin ﬁlm involves several micro-
machining steps such as: cutting, stacking, and coating. In the cutting step several
layers of Vitrovac and dielectric ﬁlms are cut in a race-track shape with a laser equip-
ment (Coherent AVIA Laser 355 nm 7W) at the NCLA, with the longer axis of the
race-track as the easy axis of the Vitrovac thin ﬁlm, thus obtaining nl layers with
thickness tl. Figure 4.6 on the next page shows two microphotographs of a single
layer of Vitrovac with race-track shape (left) and a zooming on the rear side (right).
The right picture shows Heat-Aﬀected Zone (HAZ)s at the edge due to heat inten-
sive cutting laser operations which have modiﬁed the micro-structure of the Vitrovac
at the weld interface hence reducing the insulation coating. However, HAZs can be
avoided by using a short pulse ﬁber laser. In the stacking step a series of alternating
layers of metallic and dielectric ﬁlms are stacked and glued together in a thick stack
with thickness tc = tl nl. Later the core is coated with an insulation ﬁlm (63 Norland
optical adhesive with UV curing) to prevent any conductive paths between core and
coils. Figure 4.7 on the facing page shows the micro-fabrication steps of the race-track
Vitrovac thin ﬁlm.
4.1.4 Magnetic characterization
The hysteresis loops of the ferrite cores are measured by a MESA-300 Loop tracer
equipment produced by Shb instruments [41]. Figure 4.8 on page 60 shows the mea-
sured hysteresis curves of the toroidal ferrite cores. The hysteresis sweeps of both
ferrites have narrow hysteresis loops, which reduce the hysteresis core loss (see sec-
tion 3.6.1 on page 42) and make them promising magnetic materials for high-frequency
applications. The loop tracer provides the data to evaluate the core magnetic proper-
ties such as saturation ﬂux density Bs, remanence Br, and coercivity Hc. Table 4.3 on
the next page shows the ferrite core parameters measured from Figure 4.8. By com-
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(a) VC6155 U55 F single layer cut with
laser.
(b) Zooming on the rear to highlight the
HAZs.
Figure 4.6: Microphotographs of a single layer of Vitrovac with race-track shape after laser
cutting.
Figure 4.7: Micro-fabrication steps of the race-track Vitrovac thin ﬁlm.
paring Table 4.3 and 4.1 on page 55 the measured saturation ﬂux density is similar to
that provided by manufacturers for all cores, while the measured coercivity is higher
and the remanence is lower than that provided by producers for all cores.
4.2 Design and characterization of toroidal magnet-
ics
This section describes the bonding wire tests performed at the Tyndall National
Institute to evaluate the wire bonder yield. Later the layout design and the analytical
modeling of the bond wire devices on both PCB and silicon substrates are discussed.
Table 4.3: Soft ferrite properties measured with a MESA-300 Loop tracer by Shb instru-
ments.
Core Bs (mT) Br (mT) Hc (Am
−1)
5943000801 300 3.6 162
5975000801 410 3.1 153
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Figure 4.8: Hysteresis curves for 5943000801 core (blue line) and 5975000801 core (green
dotted line) obtained with a MESA-300 Loop tracer equipment.
4.2.1 Bonding wire tests
A Kulicke & Soﬀa (K&S) 4524 gold wire bonder [54] with T/S ball-wedge bonding
is used to enable closer wire placement thus leading to the fabrication of high turns
ratio devices. Key design parameters in terms of bonding wires include wire diameter,
material and minimum spacing [56]. Gold round wires are recommended due to the
low resistivity of gold (ρb = 2.44 · 10−6 Ω cm) which minimizes the series resistance.
Furthermore, a small spacing between wires enhances the self-inductance and mutual
inductance of the devices, thus improving the coupling coeﬃcient. In order to ana-
lyze the wire bonder capability, several tests are performed with diﬀerent gold wire
diameter db (m), ball spread, and BPP on blank silicon substrate coated with gold
with epoxy molds mounted on-top. Additionally, a K&S 4700 ribbon bonder is used
with ribbon wires characterized by a rectangular cross-section of width wb (m) and
thickness tb (m), to compare the yield between round and ribbon wires.
The tests show that thick round wires (db = 32 µm) are more robust while the
large diameter leads to a small series resistance (≈ 80mΩ/wire). On the other hand,
thin round wires (db = 25 µm) are fragile and more resistive (≈ 130mΩ/wire) due
to the smaller diameter, however they allow higher BPP. Besides this, ribbon wires
(wb = 50µm, tb = 12µm) permit to reduce the series resistance (≈ 60mΩ/wire),
however they require greater inner-outer distances from the core. Figure 4.9 on the
next page shows two microphotographs of wire bonding tests performed on a toroidal
epoxy mold with gold round bonding wires. Figure 4.10 on the facing page shows
two microphotographs of wire bonding tests performed on a race-track epoxy mold
with gold round bonding wires. Figure 4.11 on page 62 shows two microphotographs
of wire bonding tests performed on a race-track epoxy mold with gold ribbon wires.
Table 4.4 provides an overview of the electrical and geometrical characteristics of gold
bonding wires available at the Tyndall National Institute.
4.2.2 Layout design on PCB substrate
Several layouts are designed and fabricated on a single layer PCB substrate (370HR
material) with ultra-thin technology (0.33mm thick), copper conductor with thickness
tm = 15µm and resistivity ρm = 1.68 · 10−6 Ω cm plus a nichel-gold ﬁnish (1 µm). The
prototypes are fabricated by Litho-Circuits, Cork (IRL). With the aim to evaluate the
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(a) Thin and thick wires. (b) Zooming on thick wires.
Figure 4.9: Microphotographs of wire bonding tests on a toroidal epoxy mold with gold
round wires.
(a) Thin and thick wires. (b) Zooming on thin wires.
Figure 4.10: Microphotographs of wire bonding tests on a race-track epoxy mold with gold
round wires.
bonding capacity and get the best performance in terms of n12 in a ﬁxed footprint
area Ar (m), one group of layouts is designed depending on the PCB technology pa-
rameters such as conductor width wm (m) and minimum spacing smin (m), and wire
bonder constraints such as BPP and outer/inner dext (m)/dint (m) pad distances from
magnetic core.
The group indicated with T1...4 is designed to be assembled with the toroidal ferrites
described in section 4.1.1 on page 53 and gold thick bonding wires in a footprint area of
Ar = 4.95mm · 4.95mm. The ﬁrst layout, indicated as T1, is designed with small and
narrow conductors thus allowing a higher turns ratio transformer. The second layout,
indicated as T2, is designed with the larger and wider conductors which allows better
yield in wire bonding. The third layout, indicated as T3, is designed with the wider
inner pad distance from core thus admitting more space for the capillary insertion
and permitting the mounting of thicker cores, however reducing n2. The last layout
T4 has the same speciﬁcation as the ﬁrst layout T1, but with two turns of primary
winding instead of one. Figure 4.12 on page 63 shows the technology parameters and
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(a) Thin and ribbon wires. (b) Zooming on ribbon wires.
Figure 4.11: Microphotographs of wire bonding tests on a race-track epoxy mold with gold
ribbon wires.
Table 4.4: Electrical and geometrical characteristics of gold bonding wires available at the
Tyndall National Institute.
Wire db (µm) wb x tb (µm) Spread (µm) BPP (µm) K&S Platform
Ultra-thin 18 n.a. 45− 90 95 4524
Thin 25 n.a. 65− 125 112 4524
Thick 32 n.a. 80− 160 130 4524
Ribbon n.a. 50 x 12 60− 70 130 4700
n.a.: data not available.
constraints for the design of toroidal micro-transformers. Table 4.5 shows a summary
of the transformer layouts on PCB substrate for toroidal devices.
4.2.3 Assembly of toroidal devices
The micro-machined cores are assembled to the PCB substrate with a mixture of
Araldite 15ml glue (resin and hardener) in a clean room environment. Therefore, each
device is bonded with a K&S 4524 wire bonder with thick gold wires from inner pads
to outer pads. The devices are assembled with the wire bonder in manual mode with
a full control of the bonding head and a work-holder temperature of about 100 ◦C.
The process parameters of K&S 4524 are loop height, search height, tail length,
and ball size [54]. The loop height is the position of the loop after performing the
Table 4.5: Summary of the transformer layouts on PCB substrate for toroidal devices.
Layout n1 : n2 wm (µm) smin (µm) BPP (µm) dext (µm)/dint (µm)
T1 1 : 38 80 50 130 450− 225
T2 1 : 33 90 60 150 450− 225
T3 1 : 28 90 70 160 450− 300
T4 2 : 35 80 50 130 450− 225
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Figure 4.12: Technology parameters and constraints for the design of toroidal micro-
transformers.
Table 4.6: Process and bonding parameters setting in the panel of K&S 4524 for gold thick
wires on PCB substrate.
Parameter Setting
Loop height 4.0
Search height (ﬁrst bond) 5.1
Search height (second bond) 4.2
Ball size 4.6
Tail length 5.0
Power (ﬁrst bond) 5.5
Power (second bond) 7.1
Time (ﬁrst bond) 8.0
Time (second bond) 8.0
Force (ﬁrst bond) 4.5
Force (second bond) 6.5
ﬁrst bond. The search height is the position at which the bonding head stops above
the bond site. The ball size should be set 2 to 3 times larger than the diameter of
the wire, as discussed in 2.1 on page 13 and 2.4 on page 19. If the ball is too small,
it can block up the capillary, while if the ball is too large it can cause a short-circuit
between the wand and the wire. The tail is the length of the wire protruding from
the capillary after performing the second bond. Wire bonding is a function of three
main bonding parameters: power, time, and force. Bonding power is the amount of
ultrasonic energy applied to the bond. Bonding time is the amount of time that the
ultrasonic power and force are applied. Bonding force is applied to the wire while
the ultrasonic energy is being applied. The process and bonding parameters setting
regulated for gold thick wires are shown in Table 4.6.
The devices after micro-fabrication have the following characteristics: reduced core
thickness tc ≈ 0.45mm, core cross-sectional area Ac ≈ 0.41mm2, core mean MPL lc ≈
9.6mm, single turn metalization length lm ≈ 1.6mm, and single turn mean wire length
lb ≈ 2.6mm. Figure 4.13 on the following page shows four microphotographs of the
transformers assembled with thick gold bonding wires (db = 32 µm) and 5943000801
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(a) T1 layout (1 : 38). (b) T2 layout (1 : 33).
(c) T3 layout (1 : 28). (d) T4 layout (2 : 35).
Figure 4.13: Microphotographs of the bond wire transformers assembled with thick gold
bonding wires (db = 32µm) and 5943000801 ferrite core (µrc = 800).
ferrite core (µrc = 800) for all layouts T1...4. Figure 4.14 on the next page shows
four microphotographs of the transformers assembled with thick gold bonding wires
(db = 32 µm) and coated 5975000801 ferrite core (µrc = 5000) for all layouts T1...4.
Figure 4.15 on page 66 shows four microphotographs of the transformers assembled
with thick gold bonding wires (db = 32 µm) and B64290P36X830 ferrite core (µrc =
4300) for all layouts T1...4. Figure 4.16 on page 67 shows four microphotographs of
the transformers assembled with thick gold bonding wires (db = 32µm) and dummy
epoxy mold (µrc = 1) for all layouts T1...4.
4.2.4 Analytical modeling of toroidal devices
The bond wire transformer structure is composed by bonding wires as coils and
soft ferrite as a magnetic core as depicted in Figure 4.17 on page 68. Loops around
the magnetic core are performed with bonding wires and completed on the PCB
metalization layer.
The devices are modeled by analytical means with equations presented in Chap-
ter 3. The DC self-inductances of both windings LDC11 (H) and L
DC
22 (H) are evaluated
from the inductance expression (3.21) for a tightly wounded inductor with toroidal
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(a) T1 layout (1 : 38). (b) T2 layout (1 : 33).
(c) T3 layout (1 : 28). (d) T4 layout (2 : 35).
Figure 4.14: Microphotographs of the bond wire transformers assembled with thick gold
bonding wires (db = 32 µm) and coated 5975000801 ferrite core (µrc = 5000).







2 tc (Do −Di)
pi (Do +Di)
, (4.1)
where Do, Di, and µrc are shown in Table 4.1 on page 55 depending on the core
type, n is the number of turns of each side shown in Table 4.5 on page 62 which
depends on the transformer layout, while tc is the reduced core thickness measured
in section 4.2.3. Since (4.1) is described for strongly wounded inductors, it can lead
to an overestimated value if we consider large wounded devices [59]. As discussed in
section 3.4.3 on page 32 for the air gap, the equivalent magnetic circuit of a widely
wounded inductor should comprises a large air reluctance in parallel with the core
reluctance. However, if the relative permeability of the core is high (> 1000) the
assumption of tightly wound can be considered true, thus allowing the use of the (4.1)
correctly.
The DC series resistances of both windings RDCw1 (Ω) and R
DC
w2 (Ω) are obtained
from the DC winding resistance expression (3.104) by summing the DC resistances
of a single round bonding wire RDCb (Ω) and of a single PCB metalization R
DC
m (Ω),
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(a) T1 layout (1 : 38). (b) T2 layout (1 : 33).
(c) T3 layout (1 : 28). (d) T4 layout (2 : 35).
Figure 4.15: Microphotographs of the bond wire transformers assembled with thick gold
bonding wires (db = 32µm) and B64290P36X830 ferrite core (µrc = 4300).
multiplied by the number of turns as:













where db is shown in Table 4.4 depending on the wire used, wm is displayed in Table 4.5
which depends on the layout considered, lb and lm are exposed in section 4.2.3, ρm
and tm are shown in section 4.2.2, while ρb is displayed in section 4.2.1.
The equivalent saturation current Imax (A) is estimated by the ampere-turn limit
expression (3.13) rewritten for a transformer as:
(n1 I1 + n2 I2) ≤ Imax = BsAcR, (4.3)
where I1 (A) and I2 (A) are the amplitudes of the currents in the primary and sec-
ondary coil, respectively, while Ac is calculated in section 4.2.3. A current ﬂowing
across a bonding wire converts electrical energy to thermal energy through a process
called Joule heating, with its associated risk of wire fusing [81]. This eﬀect can be
estimated by a modiﬁed Preece equation [75] which takes into account of the length
of the wire that changes dramatically the current-carrying capability. A typical value
of maximum current for a gold bonding wire with lb = 2.6mm and db = 32µm ranges
from 0.665 to 0.97 A, hence I1 and I2 must comply with this limit.
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(a) T1 layout (1 : 38). (b) T2 layout (1 : 33).
(c) T3 layout (1 : 28). (d) T4 layout (2 : 35).
Figure 4.16: Microphotographs of the bond wire transformers assembled with thick gold
bonding wires (db = 32 µm) and dummy epoxy core (µrc = 1).
The minimum frequency to avoid core saturation fmin (Hz) is evaluated by (3.14)





where Bs is shown in Table 4.1, while V1max (V) is the maximum amplitude of the
sinusoidal voltage applied on the primary side.
The skin depth of metalization δm and core δc obtained from (3.102) and (3.103),
respectively, represent the distances at which the amplitudes of the magnetic ﬁeld
intensity in the coil and core are reduced to 1/e = 0.37 of their original values. While
the low-frequency region is valid when δm  tm and δc  tc, the maximum frequency
of operation fmax (Hz) is deﬁned as:
fmax
∣∣ δm < 2 db || δc < 2 tc. (4.5)
At frequency above fmax eddy-currents start to aﬀect the device in both core and
windings.
The AC power loss in the core Pc (mW) is estimated by the Steinmetz equation
given in (3.98) here reported:
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Figure 4.17: Structure of the bond wire transformer device with toroidal ferrite core and
round bonding wires. Dimensions and dot convention associated with the core
are included.
where Bm (T) is the AC component amplitude of the magnetic ﬂux density, fop (kHz)
is the frequency of operation, while kc, a, and b are the core loss constants given in
Table 4.1. The AC power loss in the windings Pw (mW) is estimated by (3.110) here
revived:





where I1rms (A) and I2rms (A) are the rms values of I1 and I2, respectively, while
Rw1 (Ω) and Rw2 (Ω) are the AC winding resistances at high frequency estimated
by (3.107) and (3.108) thus obtaining:
Rw ≈ n (Rb +Rm) = n
(
ρb lb





where Rb (Ω) and Rm (Ω) are the AC series resistances of a single round bonding wire
and of a single PCB metal conductor, respectively.
The AC self-inductances of both coils L11 (H) and L22 (H) can be modeled by (3.137)
as:












where µ′rs is the inductive relative permeability given in (3.135), fH (Hz) is the -
3dB frequency of the µ′rs characteristic provided in Table 4.1, while L
DC
0 is the low-
frequency inductance with µrc = 1 obtained by (4.1). In order to characterize the AC
core loss, the ESR Rc (Ω) can be modeled by (3.138) as:
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Table 4.7: Modeling results of DC self-inductances and resistances of the toroidal bond wire
transformers.
Core 5943000801 5975000801 B64290P36X830 Dummy
LDC11 (µH)
†
T1 0.051 0.255 0.222 0.060m
T2 0.051 0.255 0.222 0.060m
T3 0.051 0.255 0.222 0.060m
T4 0.185 0.998 0.867 0.238m
LDC22 (µH)
†
T1 60.8 339 294 0.086
T2 45.4 254 220 0.065
T3 32.4 181 157 0.047
T4 51.3 287 249 0.073
RDCw1 (Ω)
T1 0.10 0.10 0.10 0.10
T2 0.10 0.10 0.10 0.10
T3 0.10 0.10 0.10 0.10
T4 0.30 0.30 0.30 0.30
RDCw2 (Ω)
T1 3.8 3.8 3.8 3.8
T2 3.2 3.2 3.2 3.2
T3 2.7 2.7 2.7 2.7
T4 3.5 3.5 3.5 3.5
†: the toroidal inductance expression is described for strongly wounded
inductors, hence it can leads to an overestimated inductance for widely
wounded devices. However, as the permeability of the ferrites is > 1000
(except for 5943000801 core for which is slightly lower) while the height
of the wire loop is lower than 0.7mm, the assumption of tightly wound is
considered true with good approximation [59].
where µ′′rs is the resistive relative permeability given in (3.136), while Q = fH/∆ fop
with ∆ fop (Hz) as the -3dB bandwidth of the µ
′′
rs characteristic given in Table 4.1.
Finally, the AC series resistances R11 and R22 can be obtained by (3.118) and (3.119).
The modeling results of DC self-inductances and resistances of the toroidal magnet-
ics are shown in Table 4.7. The primary self-inductance LDC11 of the T1 layout increases
from 0.060 nH with dummy core to 0.051 µH with 5943000801 core. The other ferrites
enable further increases from 0.051 µH to 0.255 µH with 5975000801 toroid. The sec-
ondary self-inductance LDC22 of the T1 layout increases from 0.086 µH with dummy
core to 60.8 µH with 5943000801 core. The other ferrites enable further increments
from 60.8 µH to 339 µH with 5975000801 ferrite. The primary series resistance RDC11 of
the T1...3 layouts for all cores is equal to ≈ 0.10 Ω, while for the T4 layout is equal to
0.30 Ω for all cores due to the higher primary turns. The secondary series resistance
RDC22 ranges from 3.8 Ω for the T1 layout for all cores to 2.7 Ω for the T3 layout for all
toroids.
The modeling results of saturation and AC analysis of the toroidal magnetics are
shown in Table 4.8 on page 71. The equivalent saturation current Imax ranges from
2.76A for the 5943000801 ferrite for T1...4 to 0.656A for the 5975000801 ferrite for
layouts T1...4, while for the epoxy mold there is no saturation. The minimum frequency
fmin at V1max = 10mV ranges from 13 kHz for the 5943000801 ferrite for T1...3 to
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Figure 4.18: Core and metalization skin depths for the B64290P36X830 toroid.
9.8 kHz for the 5975000801 ferrite for T1...3, while for the T4 layout the frequency is
half of the previous values due to the higher primary turns. The maximum frequency
fmax is equal to 1.6MHz for all layouts and cores mainly due to skin eﬀect in bonding
wires and PCB metalizations, while the core skin depth remains much greater than
core thickness due to the high resistivity of the ferrites (except for the B64290P36X830
core). Figure 4.18 shows the core δc and metalization δm skin depths compared with
core thickness and bonding wire diameter, respectively, for the B64290P36X830 ferrite.
The power loss in the core Pc at Bm = 0.1T, fop = 0.1MHz is 1.04mW for the
5975000801 core and all layouts. The power loss in the windings Pw at I1rms =
50mA, I2rms = 1mA, fop = 10MHz is ≈ 0.70mW for all devices except for T4 layouts
that is equal to 1.4mW.
4.2.5 Measurement results of toroidal devices
The impedance measurements are performed by using a precision LCR Meter
4285A equipped with a test leads 16048A and a probe station [90]. First the LCR
Meter is calibrated with open and short circuit tests (1m cable length, single mode)
to compensate the parasitic reactance of the cables, plus an AC voltage level set to
10mV with no bias. However, the measures comprise the parasitic resistance and in-
ductance of pads and wires which are estimated to be ≈ 0.2 Ω and ≈ 5 nH, respectively,
for each coils for all devices. The devices are measured with equations presented in
section 3.6.5 by SOS and series-coupling tests.
Firstly, the self-inductance L11 (H) and resistance R11 (Ω) of primary side are mea-





R11 = <(Z11), (4.12)
where Z11 (Ω) is the impedance of the primary side. Similarly, the self-inductance






R22 = <(Z22), (4.14)
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Table 4.8: Modeling results of saturation and AC analysis of the toroidal bond wire trans-
formers.
Core 5943000801 5975000801 B64290P36X830 Dummy
Imax (A)
‡
T1 2.76 0.656 0.707 lin
∗
T2 2.76 0.656 0.707 lin
∗
T3 2.76 0.656 0.707 lin
∗
T4 2.76 0.656 0.707 lin
∗
fmin (kHz)
T1 13 9.8 10.5 lin
∗
T2 13 9.8 10.5 lin
∗
V1max = 10mV
T3 13 9.8 10.5 lin
∗




T1 1.6 1.6 1.6 1.6
T2 1.6 1.6 1.6 1.6
T3 1.6 1.6 1.6 1.6
T4 1.6 1.6 1.6 1.6
Pc (mW) T1 n.a. 1.04 n.a. lin
∗
Bm = 0.1T T2 n.a. 1.04 n.a. lin
∗
fop = 0.1MHz T3 n.a. 1.04 n.a. lin
∗
T4 n.a. 1.04 n.a. lin
∗
Pw (mW) T1 0.71 0.71 0.71 0.71
I1rms = 50mA T2 0.70 0.70 0.70 0.70
I2rms = 1mA T3 0.70 0.70 0.70 0.70
fop = 10MHz T4 1.4 1.4 1.4 1.4
∗: linear behavior of the B−H curve due to the absence of the magnetic core as
discussed in section 3.1 on page 27.
‡: while (n1 I1 + n2 I2) ≤ Imax, the currents in the coils I1 and I2 are limited
by the current-carrying capability of a bonding wire from the modiﬁed Preece
equation [75, 81] giving a range of maximum current from 0.665 to 0.97A for
gold wires with diameter db = 32µm and length lb = 2.6mm.
: this parameter does not include capacitance eﬀects.
n.a.: data not available.
where Z22 (Ω) is the impedance of the secondary side.
Secondly, the series-aiding La (H) and series-opposing Lb (H) inductances are mea-
sured with series-coupling tests [38] by (3.131) and (3.132), and subsequently the
mutual inductanceM (H) is extracted from (3.133). All the aforementioned equations
are concisely reported below:
La = L11 + L22 + 2M, (4.15)





The coupling coeﬃcient k and the eﬀective turns ratio ne are extracted by (3.88)
and (3.96) in section 3.5.6 on page 41 by assuming that k1 = k2 = k (see section 3.5.4),











Finally, the quality factors of both sideQ11 andQ22 are extracted by (3.120) and (3.121)









The measured self-inductances, coupling coeﬃcient, and eﬀective turns ratio of the
5943000801 ferrite (µrc = 800) for all layouts T1...4 are shown in Figure 4.19 on page 74.
The primary self-inductance L11 is enhanced from 0.05 µH with T1...3 layouts to 0.22 µH
with T4 layout due to the higher primary turns and the lower spacing between wires.
The secondary self-inductance L22 is enhanced from 28 µH with T3 layout to 59 µH
with T1 layouts due to the higher turns number and the lower BPP. However, the
performance of the T1 layout are similar to those of the T4 layout because the former
has two adjacent bonding wires short-circuited due to diﬃculties in the assembly step.
The coupling coeﬃcient k is improved from ≈ 0.7 with T3 layout to ≈ 0.95 with T4
layout due to the higher primary turns number which allows a better coupling between
coils. The eﬀective turns ratio ne is increased from 15.5 with T4 layout to ≈ 27 with
T1 layout due to the higher step-up ratio. Figure 4.20 on page 75 shows a comparison
of the calculated and measured self-inductances and resistances of the 5943000801
core for layout T1. The comparison results shows that the predicted self-inductances
and resistances from analytical modeling are in good agreement with measurements.
Moreover, Figure 4.20 indicates that the core loss impacts on the behavior of the
micro-transformer starting from about 1MHz due to eddy-currents while there are no
capacitance eﬀects in such range of frequency. The measured quality factors of the
5943000801 core for all layouts are reported in Figure 4.21 on page 76. The results
show that the maximum secondary quality factor Q22 ranges from 12.5 at 500 kHz for
T2 layout to 19.5 at 500 kHz for T1 layout.
The measured self-inductances, coupling coeﬃcient, and eﬀective turns ratio of
the 5975000801 ferrite (µrc = 5000) for all layouts T1...4 are shown in Figure 4.22 on
page 77. The primary self-inductance L11 is enhanced from 0.21 µH with T1...3 layouts
to 0.72 µH with T4 layout due to the higher primary turns and the lower spacing
between wires. The secondary self-inductance L22 is enhanced from 180 µH with T3
layout to 315 µH with T1 layout due to the higher secondary turns and the lower BPP.
The coupling coeﬃcient k is improved from ≈ 0.9 with T3 layout to ≈ 0.95 with T4
layout due to the higher turns of primary side which enhances the mutual coupling.
The eﬀective turns ratio ne is increased from 17 with T4 layout to ≈ 34 with T1
layout due to the higher step-up ratio. Figure 4.23 on page 78 shows the calculated
and measured self-inductances and resistances of the 5975000801 core for layout T1.
The comparison results shows that the predicted self-inductances and resistances are in
good accordance with measurements obtained by SOS tests. Furthermore, Figure 4.23
indicates that the core loss aﬀects the behavior of the micro-transformer starting from
about 0.6MHz for both coils while there are no self-capacitance eﬀects. The measured
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quality factors of the 5975000801 core for all layouts are shown in Figure 4.24 on
page 79. The results show that the maximum secondary quality factor Q22 ranges
from 10 at 70 kHz for T2 layout to 21.5 at 100 kHz for T1 layout.
The measured self-inductances, coupling coeﬃcient, and eﬀective turns ratio of
the B64290P36X830 ferrite (µrc = 4300) for all layouts T1...4 are shown in Figure 4.25
on page 80. The primary self-inductance L11 is enhanced from 0.2 µH with T1...3
layouts to 0.83 µH with T4 layout due to the higher primary turns. The secondary
self-inductance L22 is enhanced from 148 µH with T3 layout to approximately 250 µH
with T1,2,4 layouts due to the higher turns number. The performance of the T1 layout
are similar to those of the T2,4 layouts because the former has two adjacent bonding
wires short-circuited due to complications in assembling the devices. The coupling
coeﬃcient k is approximately equal to 0.95 for all layouts. The eﬀective turns ratio ne
is raised from 17 with T4 layout to ≈ 32 with T1 layout due to the higher step-up ratio.
Figure 4.26 shows the calculated and measured self-inductances and resistances of the
B64290P36X830 core for layout T1. The results show that the analytically calculated
self-inductances and resistances agree well with the measurements, especially the self-
inductances. Moreover, Figure 4.26 indicates that the core loss inﬂuences the behavior
of the micro-transformer starting from about 0.6MHz for both windings, while there
are no self-capacitance eﬀects in that range of frequency. The measured quality factors
of the B64290P36X830 ferrite for all layouts are displayed in Figure 4.27 on page 82.
The results show that the maximum secondary quality factor Q22 ranges from 24.5 at
100 kHz for T2 layout to 15.5 at 100 kHz for T3 layout.
The measured self-inductances, coupling coeﬃcient, and eﬀective turns ratio of the
epoxy mold (µrc = 1) for all layouts T1...4 are shown in Figure 4.37 on page 93. The
primary self-inductance L11 is enhanced from 0.01 µH with T1 layout to 0.03 µH with
T2,3 layouts. The secondary self-inductance L22 is enhanced from 0.2µH with T2,3
layouts to 0.3µH with T1 layout. The coupling coeﬃcient k is below 0.2 except for
the T4 layout for which is ≈ 0.3 − 0.4. The eﬀective turns ratio ne is below 1 except
for the T4 layout for which is ≈ 1.5. The calculated and measured self-inductances
and resistances of the epoxy core for layout T1 are shown in Figure 4.29 on page 84.
The comparison results show poor agreement between analytical and measured self-
inductances due to the absence of a magnetic core, while there are no high-frequency
eﬀects. The measured quality factors of the epoxy mold for all layouts are displayed
in Figure 4.38 on page 94. The results show that the maximum quality factors of both
coils are localized at high frequencies, hence the operating range of air-core devices is
still higher than 2MHz.
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Figure 4.19: Measured self-inductances, coupling coeﬃcient, and eﬀective turns ratio of the
devices assembled with 5943000801 core (µrc = 800) and gold thick bonding
wires (db = 32 µm) for all layouts T1...4.
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Figure 4.20: Comparison between calculated and measured self-inductances and resistances
of the devices assembled with 5943000801 (µrc = 800) core and gold thick
bonding wires (db = 32 µm) for layout T1.
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Figure 4.21: Measured quality factors of the devices assembled with 5943000801 core (µrc =
800) and gold thick bonding wires (db = 32 µm) for all layouts T1...4.
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Figure 4.22: Measured self-inductances, coupling coeﬃcient, and eﬀective turns ratio of the
devices assembled with 5975000801 core (µrc = 5000) and gold thick bonding
wires (db = 32 µm) for all layouts T1...4.
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Figure 4.23: Comparison between calculated and measured self-inductances and resistances
of the devices assembled with 5975000801 core (µrc = 5000) and gold thick
bonding wires (db = 32µm) for layout T1.
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Figure 4.24: Measured quality factors of the devices assembled with 5975000801 core (µrc =
5000) and gold thick bonding wires (db = 32 µm) for all layouts T1...4.
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Figure 4.25: Measured self-inductances, coupling coeﬃcient, and eﬀective turns ratio of
the devices assembled with B64290P36X830 core (µrc = 4300) and gold thick
bonding wires (db = 32µm) for all layouts T1...4.
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Figure 4.26: Comparison between calculated and measured self-inductances and resistances
of the devices assembled with B64290P36X830 core (µrc = 4300) and gold
thick bonding wires (db = 32 µm) for layout T1.
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Figure 4.27: Measured quality factors of the devices assembled with B64290P36X830 core
(µrc = 4300) and gold thick bonding wires (db = 32 µm) for all layouts T1...4.
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Figure 4.28: Measured self-inductances, coupling coeﬃcient, and eﬀective turns ratio of the
devices assembled with epoxy mold (µrc = 1) and gold thick bonding wires
(db = 32 µm) for all layouts T1...4.
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Figure 4.29: Comparison between calculated and measured self-inductances and resistances
of the devices assembled with epoxy mold (µrc = 1) and gold thick bonding
wires (db = 32 µm) for layout T1.
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Figure 4.30: Measured quality factors of the devices assembled with epoxy mold (µrc = 1)
and gold thick bonding wires (db = 32 µm) for all layouts T1...4.
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4.3 Design and characterization of race-track mag-
netics
4.3.1 Layout design on silicon substrate
Several transformers are designed on a silicon die fabricated in 0.32 µm BCD6s
technology at STMicroelectronics, Agrate Brianza (IT). The prototypes are realized
on the last thick level of metalization (metal3tk) of the BCD6s process [86]. This layer
is made of AlCu with thickness tm = 1.6 µm and sheet resistance Rsheet = 10mΩ sq
−1.





where lm (m) and wm (m) are the length and width of the metalization, respectively.
The resistivity of the metalization ρm (Ωm) can be calculated as:
ρm = Rsheet tm, (4.23)
thus obtaining ρm = 1.6 · 10−6 Ω cm. The transformer layout is designed to maximize
the turns ratio n12 in a ﬁxed footprint area of Ar = 3.93mm·3.81mm depending on the
metalization width wm and spacing sm (m), and wire bonder limitations such as BPP
and outer/inner dext (m)/dint (m) pad distances from magnetic core. The prototypes
are designed to be assembled with the race-track shaped toroidal LTCC cores described
in section 4.1.2 on page 55 and gold bonding wires with a gig-gag pad conﬁguration
[96] which allows to increase the turns ratio while complying with the minimum BPP.
A dummy epoxy mold is used to evaluate the advancements obtained by the insertion
of a magnetic core. Figure 4.31 on the facing page shows the technology parameters
and constraints for the design of the race-track devices. Table 4.9 shows a summary
of the layout parameters on silicon substrate for race-track transformers.
4.3.2 Assembly of race-track devices
Firstly, the silicon layout is placed in a CLCC68 package, and later the race-track
cores are assembled to the silicon substrate with a mixture of glue in clean room
environment. Figure 4.32 on page 88 shows two pictures of the BCD6s silicon layout
on the left, and of the transformer with the 40012 LTCC core mounted on-top of
the die on the right. The device with the LTCC core is bonded with a K&S 8208-
PPS with thin gold wires at STMicroelectronics, while the device with epoxy core is
bonded with a K&S 4524 with thick gold wires at the Tyndall National Institute, both
from inner pads to outer pads in clean room environment. The devices after micro-
fabrication have the following characteristics: core layers nl = 9, ﬁred layer thickness
tl ≈ 45 µm, ﬁred core thickness tc = nl tl ≈ 0.41mm, core length l = 3.8mm, core
depth p = 2.0mm, core width wc ≈ 0.5mm, core cross-sectional area Ac ≈ 0.20mm2,
Table 4.9: Summary of the layout parameters on silicon substrate for race-track micro-
transformers.
n1 : n2 wm (µm) sm (µm) BPP (µm) dext (µm)/dint (µm)
1 : 50 90 20 112 450− 225
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Figure 4.31: Technology parameters and constraints for the design of race-track micro-
transformers.
core mean MPL lc ≈ 9.6mm, single turn metalization length lm ≈ 1.32mm, and
single turn mean bonding wire length lb ≈ 3.0mm. Figure 4.33 on page 89 shows two
microphotographs of the transformers assembled with 40012 LTCC core (µrc = 500)
and thin gold bonding wires (db = 25µm) on the left, and with epoxy mold core
(µrc = 1) and thick gold bonding wires (db = 32µm) on the right.
4.3.3 Analytical modeling of race-track devices
The bond wire transformer structure is composed by bonding wires as coils and
LTCC as a magnetic core. Loops around the magnetic core are realized with bonding
wires and completed on the last thick metal layer of the BCD6s silicon technology.
As for the toroidal devices, the race-track components are analyzed by most of all
equations presented in Chapter 3 on page 27 revisited in section 4.2.4 on page 64 for
both DC, saturation and AC analysis. The only exceptions are the DC self-inductances
of both coils LDC11 (H) and L
DC








2 (l + p− 2wc) , (4.24)
where Ac = tc wc, lc = 2 (l + p − 2wc), while n is the number of turns of the coil
considered displayed in Table 4.9 on the facing page.
The modeling results of DC self-inductances and resistances, saturation, and AC
analysis of the race-track magnetics are shown in Table 4.10 on page 90. The primary
self-inductance LDC11 increases from 0.027 nH with dummy mold to 0.014 µH with 40012
core, while the secondary self-inductance LDC22 increases from 0.066 µH with dummy
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Figure 4.32: Microphotographs of the thick metal layout (on the left), and of the trans-
former with the 40012 LTCC core mounted on-top of the die (on the right).
mold to 31.8 µH with 40012 core. The primary series resistance RDC11 ranges from
0.24 Ω for the epoxy mold to 0.30 Ω for the 40012 core, while the secondary series
resistance RDC22 ranges from 14.8 Ω for the 40012 core to 11.9 Ω for the epoxy mold. The
equivalent saturation current Imax is equal to 4.89A for the 40012 core while there is
no saturation for the epoxy mold. The minimum operating frequency fmin at V1max =
10mV is 24.6 kHz. The maximum operating frequency fmax ranges from 2.5MHz for
40012 core to 1.6MHz for the epoxy mold due to skin eﬀect in bonding wires and
silicon metalizations, while the core skin depth stays higher than core thickness due
to the high resistivity of LTCCs. Figure 4.34 on the facing page shows the core δc and
metalization δm skin depths compared with core thickness and bonding wire diameter,
respectively, for the 40012 LTCC. The power loss in the core Pc are not available
because the manufacturer does not provide any core loss constants. The power loss
in the windings Pw at I1rms = 50mA, I2rms = 1mA, fop = 10.0MHz increases from
0.76mW for the 40012 core to 1.10mW for the epoxy mold due to the higher AC
resistance.
4.3.4 Measurement results of race-track devices
The impedance measurements are performed by using a precision LCR Meter
E4980A equipped with a test leads 16048D at the University of Bologna, Cesena
(IT). The LCR Meter is calibrated with open and short circuit tests (1m cable length,
single mode) to compensate the parasitic reactance of the cables, plus an AC voltage
level set to 10mV with no bias [90]. However, the measures comprise the parasitic
resistance and inductance of pads and wires from chip to package which are estimated
to be ≈ 0.8 Ω and ≈ 20 nH, respectively, for each coils for both devices. The de-
vices are measured with equations presented in section 3.6.5 on page 48 revisited in
section 4.2.5 on page 70 with SOS and series-coupling tests.
Figure 4.35 on page 91 compares the measured and calculated (with fH = 6.6MHz,
∆ fop = 1.6MHz) self-inductances and resistances of the 40012 LTCC (µrc = 500).
The results shows good agreement between measured and analytically predicted induc-
tances and resistances. The measured primary self-inductance L11 is equal to 0.17 µH
while the predicted one is close to 0.05 µH. The measured secondary self-inductance
L22 is equal to 23 µH compared to the predicted 32 µH. This overestimated analytical
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(a) 40012 LTCC core (µrc = 500) and thin
gold bonding wires (db = 25 µm).
(b) Epoxy mold core (µrc = 1) and thick
gold bonding wires (db = 32 µm).
Figure 4.33: Microphotographs of the bond wire transformers assembled with gold bonding
wires and race-track cores on silicon substrate.
Figure 4.34: Core and metalization skin depths for the 40012 LTCC core.
inductance is due to the lack of the assumption of tightly wounded core because the
lower permeability of 40012 (< 1000). The overall self-capacitances and eddy currents
have no impact on the behavior of the micro-transformer in the range of frequency
between 10 kHz and 2MHz. The measured primary resistance R11 is equal to 1.1 Ω
while the calculated one is close to 1.0 Ω. The measured secondary resistance R22 is
equal to 13.0 Ω with respect to the calculated 15.0 Ω at low frequency. Figure 4.35
indicates further that the core loss aﬀects the behavior of the device starting well
above 1.0MHz especially for the secondary side, while there are no self-capacitance
eﬀects in that range of frequency. The measured coupling coeﬃcient, eﬀective turns
ratio, and quality factors of the 40012 core are reported in Figure 4.36 on page 92.
The coupling coeﬃcient k is ≈ 0.6, while the eﬀective turns ratio ne is ≈ 7.0. The low
turns ratio is due to the parasitic inductance of pads and wires which is comparable
with that of the primary winding, thus reducing the overall eﬀective turns ratio gives
in (3.96). The maximum secondary quality factor Q22 is 10.5 at 1.4MHz.
Figure 4.37 on page 93 compares the measured and calculated self-inductances
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Table 4.10: Modeling results of DC self-inductances and resistances, saturation, and AC
analysis of the race-track bond wire transformers.
Core 40012 Dummy
LDC11 (µH) 0.014 0.027m
LDC22 (µH) 31.8 0.066
RDCw1 (Ω) 0.30 0.24
RDCw2 (Ω) 14.8 11.9
Imax (A)
† 4.89 lin∗










†: the currents in each coils are
limited to 0.435A for gold wires
with diameter db = 25 µm and
length lb = 3.0mm [81].
: this parameter does not include
capacitance eﬀects.
and resistances of the epoxy mold (µrc = 1). The measured primary self-inductance
L11 is equal to 0.1 µH while the predicted one is close to 0.03 µH. The measured
secondary self-inductance L22 is equal to 0.28 µH compared to the predicted 0.07 µH.
The measured primary resistance R11 is equal to 1.0 Ω while the calculated one is 0.9 Ω.
The measured secondary resistance R22 is equal to 11 Ω with respect to the calculated
12.0 Ω. The measured coupling coeﬃcient, eﬀective turns ratio, and quality factors of
the epoxy mold are reported in Figure 4.38 on page 94. The coupling coeﬃcient k
and the eﬀective turns ratio ne are very low hence there is a poor coupling between
coils. The maximum quality factors of both windings are localized at high frequencies,
therefore the operating range of the air-core device is much higher than 2MHz.
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Figure 4.35: Measured and calculated self-inductances and resistances of the device assem-
bled with 40012 core (µrc = 500) and gold thin bonding wires (db = 25 µm).
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Figure 4.36: Measured coupling coeﬃcient, eﬀective turns ratio, and quality factors of the
device assembled with 40012 core (µrc = 500) and gold thin bonding wires
(db = 25 µm).
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Figure 4.37: Measured and calculated self-inductances and resistances of the device as-
sembled with epoxy mold core (µrc = 1) and gold thick bonding wires
(db = 32µm).
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Figure 4.38: Measured coupling coeﬃcient, eﬀective turns ratio, and quality factors of the
device assembled with epoxy mold core (µrc = 1) and gold thick bonding wires
(db = 32 µm).
Chapter 5
Low power energy harvesting
systems
5.1 Introduction
Energy harvesting is the process utilized to extract energy from the environment,
store that energy, and use it to supply low power and low voltage circuits. TEGs
provide a good solution for battery-less Wireless Sensor Nodes (WSN)s and EH ap-
plications. TEGs consist of arrays of thermocouples containing a p-type and n-type
semiconductor connected electrically in series and thermally in parallel. Because of the
Seebeck eﬀect, the output voltage of a TEG is proportional to the number of thermo-
couples and to the temperature diﬀerence between cold and hot side [79]. TEGs with
output voltages up to hundreds mVK−1 have been developed with microelectronic
processes [5], which allow to integrate high numbers of miniaturized thermocouples,
with overall electrical resistances in the order of hundreds Ω. However, TEGs gener-
ally deliver ultra-low voltage outputs in the range from 10 to 50mVK−1 and present
very low resistances usually lower than 1 Ω. Hence for body applications with a tem-
perature gradient of 2K between body and ambience, the expected output voltage is
lower than 100mV.
Generally, in standard CMOS technologies 100mV is lower than the typical thresh-
old voltage of a mosfet, and many design and eﬃciency issues would arise in power
conversion in deep sub-threshold regions. Some circuits use external battery which
improves the overall eﬃciency, but in fact since WSNs are generally located where
maintenance is diﬃcult, starting them manually and replacing the battery can be
diﬃcult, therefore they are not suitable for fully autonomous systems [78]. However,
speciﬁc ultra-low voltage DC-DC converters are required in order to take advantage
of the low voltages available from TEGs, to kick start battery-less electronic systems,
and to produce functional higher output voltages appropriate for standard CMOS
technologies and circuits.
5.2 Low voltage DC-DC architectures for TEG sources
In the actual state-of-the-art several architectures of low voltage DC-DC convert-
ers are implemented using TEG sources. As reported in [17], analog step-up oscillator
architectures based on the Armstrong topology have been proposed. However, the
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Figure 5.1: Boost converter circuit with a charge pump.
startup of this kind of circuits requires a normally-on device with a high resistance
compared to the internal TEG resistance which represents a limitation in the achiev-
able output power to levels far below the ideally available power. The ﬁrst approach
to overcome this issue is to realize the startup circuit separately from the main power
conversion block, so that high eﬃciency classical DC-DC converter topologies can be
used. The second option is to implement an unique solution with the startup circuit
merged with the main DC-DC converter in order to decrease the number of devices
thus limiting the cost and improving the reliability. The third approach is to design
new architectures and circuits speciﬁcally developed for low voltage operations. The
main architectures using the ﬁrst approach are boost topologies implemented with
charge pumps, mechanical switches, and analog transformer startup. The main struc-
tures using the second approach are generally based on synchronous boosts, ﬂyback
converters, and analog coupled inductors schemes. New architectures using the third
approach are boost converters with transformer-reuse scheme and step-up oscillators
with voltage doubler circuits. Besides this, a series of commercial devices is available
on the market. In this context, low voltage and low power DC-DC converters for TEG
sources require precise design consideration and key metrics such as: startup capa-
bility, high eﬃciency, minimum power consumption, Maximum Power Point Track-
ing (MPPT) capability, low minimum input voltage, high maximum output voltage,
battery-less approach, and single-chip integration [17, 26, 48].
5.2.1 Startup and DC-DC converter separately
The charge pump is one of the most common architecture of boost topology. A ﬁrst
example is the 0.18V input voltage charge pump reported in [9]. The proposed circuit
uses a 3-stage charge pump based on voltage doubler structure with the addition of
forward body biasing to every mosfets. The circuit is separately implemented with
a clock generator to produce the clock signal with high duty cycle which drives the
last boost converter stage. Figure 5.1 shows the overall architecture. A prototype
is fabricated using a 65 nm standard CMOS process showing an output voltage of
0.74V at 6mA output current, with two oﬀ-chip capacitors. A second example is the
95mV charge pump reported in [11]. The starter circuit is based on a threshold-tuned
oscillator by ﬁxed charge programming to compensate process variations, and on a
20-stage Dickson charge pump. The circuit implements an improved version of [9] by
using a capacitor pass-on scheme capable to convert an input voltage down to 100mV
to 0.9V output at 0.9mA load current. A test chip is fabricated with 65 nm standard
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Figure 5.2: Harvesting circuit with a motion activated switch.
CMOS technology. Despite the very low voltage input, the circuit requires one oﬀ-
chip capacitor and one oﬀ-chip inductor and an additional fabrication process which
increases the cost. As a third example, charge pumps implemented in standard CMOS
processes that operate with input voltages down to 120mV have been reported. In
[66] an 8-stage charge pump architecture with a clock oscillator and a buﬀer circuit
supplies a 1.6V output with a 300mV input with low current and peak eﬃciency of
23%. A single-chip with no external component is implemented in a 0.18 µm UMC
CMOS process and tested successful. Similar results have been reported with a 65 nm
CMOS process in [10], with a higher eﬃciency up to 38.8%.
An alternative approach, with separate startup and power converter circuits, is to
rely on mechanical vibration for the activation. An example is the 35mV battery-less
TEG harvesting circuit with the mechanically assisted startup scheme described in
[76]. The energy required for the initial activation is extracted from the TEG by a
mechanically actuated switch controlling a boost converter. The overall architecture,
shown in Figure 5.2, is based a storage buﬀer circuit and a DC-DC converter with
MPPT. A prototype is fabricated using a 0.35 µm CMOS process and generates a
regulated output voltage of 1.8V with a peak conversion eﬃciency of 58%.
The analog transformer is another typical structure of a boost topology. An ex-
ample of startup and boost converter circuits based on a resonant transformer scheme
capable of starting from 0.3V is reported in [16]. The complete circuit is divided in
several blocks: the starter circuit to initialize the conversion, the main circuit based on
a modiﬁed boost converter which provides the output voltage with high eﬃciency, and
two stages of switching and supply circuits. In prototype tests, the author claimed a
peak eﬃciency of 76% and a maximum stable output voltage of 5V for 131mW output
load.
5.2.2 Startup and DC-DC converter merged
Synchronous and ﬂyback boost converters are example of merged architectures.
An example of switched-mode boost converter is reported in [8] capable to step-up
voltages between 20 and 250mV to a controllable output voltage of 1V at 10 µW
load. The converter is fabricated with 0.13 µm CMOS process and has an eﬃciency
of 75% for 100mV input. However, the circuit needs a 600mV minimum voltage for
the startup and requires some oﬀ-chip components such as an inductor and two ﬁlter
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Figure 5.3: Harvesting circuit with transformer based oscillator and MPPT.
capacitors.
Another common architectures used for energy harvesting circuits are step-up os-
cillators based on cross-coupled inductors. A ﬁrst example is the 116mV step-up
converter based on coupled inductors described in [60]. The circuit is based on analog
transformer scheme and two parallel switching transistors: one used for the starting,
and one used for steady state operation. The converter has an eﬃciency of about
70% for input voltages of 300mV. A second example for up-converting low-voltages
coming from TEGs is the 70mV step-up converter described in [74]. The converter
is characterized by an eﬃciency of 70% for an input voltage between 200 to 500mV
and an output voltage of 2V, and is capable to deliver an output power of 5mW
with an input voltage of 300mV. A small prototype is realized and tested with PCB
process. A third example of 0.3V converter based on coupled inductors is shown in
[18] for harvesting energy from Microbial Electric Generator (MEG)s. The converter
is adapted from a classical boost topology and includes an oscillating circuit and a
simple analog MPPT regulation. The harvested power is 10mW under a minimum
input voltage of 0.3V. A PCB prototype is realized with a measured eﬃciency of 74%
and a maximum output voltage of about 2V depending on load conditions.
5.2.3 Novel architectures
Recent approaches for energy harvesting from TEG sources are based on a modiﬁed
versions of step-up oscillators which use voltage doubler circuits and transformer with
boost converters. In [34] a startup converter is proposed capable to start from 6mV
and 82 µA input current and to achieve an output voltage of 1V. The circuit uses
seven cascade print transformers and a rectiﬁer to startup the circuit with a maximum
eﬃciency of 18%. The authors claim the implementation of a discrete prototype with
an input voltage of 12mV and a power consumption of 2.7µW. Another interesting
architecture presented in [40] is the transformer-reuse self-starting boost converter
with low-power MPPT control for low-voltage TEG applications. Figure 5.3 shows
the overall architecture. The minimum working voltage of the boost converter is 40mV
with oscillation through a positive feedback loop formed by a normally-on mosfet and
a transformer. This work suggests a new boost converter architecture which utilizes
a transformer for both self-startup function and high eﬃciency power transfer. A
prototype chip is implemented in a 0.13 µm CMOS process, and it operates with an
input voltage range from 40 to 300mV while providing a maximum output power of
2.7mW with a maximum eﬃciency of 61% at an output voltage of 2V. However, the
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converter requires an oﬀ-chip transformer and several external signals.
Another new architecture is the third circuit proposed in [17] which is a step-
up oscillator with a Greinacher voltage-lift. The circuit is very similar to the [34]
and starts from 0.3V while providing an eﬃciency of 66.5% with an energy transfer
both directly and indirectly to the load. A recent work is the fully eletrical 50mV
3-stage stepping-up architecture proposed in [100]. The converter is composed by four
functional blocks and is able to provide an output voltage of 1.2V with a minimum
input voltage of 50mV and a measured peak eﬃciency of 73%. However, the converter
uses some external smd inductors. A new battery management is reported in [43]
with a cold start circuit based on a powered boost converter capable to start from
330mV, while [19] shows an integrated charge pump realized with 0.35 µm standard
CMOS process with very low power consumption and minimum input voltage of 0.6V.
However, the converter requires a 2V battery for the startup. Finally, an innovative
boost converter with Zero-Current Switching (ZCS) scheme is reported in [47] with
MPPT and peak eﬃciency of 72%. On the other hand, the converter needs an external
battery for the startup and an oﬀ-chip inductor.
5.2.4 Commercial products
Several solutions for low power and low voltage circuits are present in the market.
A ﬁrst solution is the LTC3108 [92] from Linear Technology. The LCT3108 uses a
normally-on mosfet and a resonant oscillator scheme with an external step-up trans-
former (es. [12]) to convert from an ultra-low input voltage. This allows boosting
input voltages as low as 20mV using a transformer with a ratio of 1 : 100 while giving
multiple regulated output voltages for powering other circuits. The startup oscilla-
tor is coupled with an external charge pump capacitor and a rectiﬁer which act as a
boost converter thus providing an output voltage from 2.35 to 5V and high eﬃciency.
LTC3108 can operate with varies voltage sources such as TEGs, thermopiles, and pho-
tovoltaic cells. A second solution is the S-882Z series [80] charge pump for the startup
of step-up converters from Seiko. The charge pump diﬀers from conventional ones
since it utilizes fully depleted silicon on insulator technology thus enabling ultra-low
voltage operations. The S-882Z is based on a charge pump and an oscillator circuit
and is capable to start the conversion from input voltage of 0.3V with an external
startup capacitor and deliver from 1.8 to 2.4V to the output. Another example is the
step-up converter ECT 310 [23] from EnOcean designed for powering radio modules
in sensors and actuators. ECT 310 can start from 20 to 50mV input voltage relate
to the typical output of a TEG module with 2K temperature gradient, and deliver
an output voltage between 3 to 4V with an eﬃciency of 30%. The last solution is
the Micropelt TE-Core module [64] capable to provide outputs between 1.8 and 4.5V
with high eﬃciency.
5.3 Design of DC-DC converters with micro-magnetics
The constant drive headed for reducing the size of electronic products, from portable
to high-performance electronics, is one of the major challenges on power management
platforms. The self-startup is one of the most critical issues for battery-less and low
input voltage DC-DC converters for EHs [58].
The proposed circuit is a low-voltage DC-DC converter based on a resonant oscil-
lator with a bond wire micro-transformer. The resonant oscillator part is composed
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Figure 5.4: Circuit diagram of the ﬁrst version of DC-DC converter with micro-transformer.
by a transformer and a depletion nmosfet, while the last stage is a voltage doubler.
The converter has a self-startup capability from very low-voltage and is designed in
0.32 µm BCD6s technology at STMicroelectronics. This section shows the large-signal
and small-signal analysis of the converter. The analytical analysis and static charac-
terization are presented to evaluate the startup capability of the converter. Finally,
the simulation and experimental results are discussed.
5.3.1 Large-signal analysis
The converter is based on a Meissner oscillator topology with a bond wire micro-
transformer. Two diﬀerent versions of oscillator are designed and fabricated on silicon
substrate. Figure 5.4 shows the circuit diagram of the ﬁrst version of the proposed
DC-DC converter. The low-voltage source is represented by a TEG with a DC voltage
VDC = Vteg (V) and an internal series resistance Rteg (Ω). A ﬁlter capacitor Cin =
630 pF is added to reduce the equivalent source impedance. The micro-transformer
is modeled by the self-inductances L11 (H) and L22(H), the series resistances R11(Ω)
and R22(Ω), and the coupling coeﬃcient k. The depletion nmos M1 is designed with
channel width W = 2mm and length L = 0.8 µm, and is chosen due to its normally-
on state and negative threshold voltage Vtn = −0.882V compared to conventional
enhancement nmosfets. The coupling capacitor C2 = 150pF and M1 provide the
positive feedback to the transformer, while the nmos diode-connected Mg with W =
8 µm, L = 0.8µm and Vtn = 0.65V behaves as a leakage to avoid charge building up
on M1 gate. Two depletion nmos and two coupling capacitors with same values can
be added in parallel to M1 and C2, respectively, to improve the startup capability. In
order to analyze the converter, the gate-source capacitance Cgs (F) of M1 should be
considered due to its eﬀect on the startup condition.
Initially, the converter is connected to the DC source VDC which increases the
current I1 (A) through the primary winding and the normally-on (Vgs ≈ 0V) nmos
depletion. Hence, a positive voltage V2 (V) is induced at the secondary winding,
which gives a positive feedback over the coupling capacitor C2 by rising the Vgs of
M1 (Vgs > 0V). Once the current at the primary coil reaches saturation, the voltage
V2 starts to drop reducing the Vgs of M1, which lowers the drain current I1, thus
decreasing again the V2 and so on, by a loop until M1 is driven near its oﬀ-state
(Vgs < 0V). Initial energy is delivered by the current stored in the primary winding
which provides a positive current I1 through M1 [16]. Therefore, a positive voltage
V2 is induced at the secondary coil which increases the Vgs (Vgs ≈ 0V) causing M1
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Figure 5.5: Circuit diagram of the second version of DC-DC converter with micro-
transformer.
to become more conductive again, so that the oscillation process starts again. The
nmos depletion acts as a controlled resistor switched between the on-state (low on-
resistance) and oﬀ-state (high on-resistance), which modulates the current I1 over the
primary winding.
The last stage is a voltage doubler composed by the pump capacitor C1 = 150 pF
and the two diode-connected nmos M2 and M3 with W = 8 µm, L = 0.8 µm and
Vtn = 0.65V. Two pump capacitors with same values can be added in parallel to
C1 to improve the performance of the converter. However, too large value of C1 can
compromise performance when operating at low input voltages or with high source
resistances Rteg. The load is composed by a storage capacitance Cout = 22 nF and a
load resistance Rout = 100MΩ.
The second version of the proposed DC-DC converter is shown in Figure 5.5. The
main diﬀerence with the ﬁrst version is the short of the coupling capacitor C2 and
the absence of the leakage nmos Mg. The large-signal analysis is the same of the ﬁrst
version.
5.3.2 Small-signal analysis
The active part of the oscillator is formed the depletion nmosM1 while the passive
part is represented by self-inductances L11 and L22 and capacitances C1, C2, and
Cgs. Since M1 is connected in series with the primary winding of the transformer, the
drain-source voltage Vds (V) has small values compared to Vov = Vgs−Vtn. Therefore,
M1 works always in triode mode (linear region) as a controlled resistor for low Vteg.
The drain current Ids (A) in linear region is deﬁned as follows:





where βn = µn CoxW/L (AV
−2) is the beta factor with µn (m2V−1 s−1) as the
electron mobility, W/L is the form factor, and Cox = ox/tox (Fm
−2) is the gate-
oxide capacitance. The term ox = 0 · r (Fm−1) is the overall permittivity with
0 = 8.86 · 10−12 (Fm−1) as the free-space permittivity and r = 3.9 as the oxide
relative permittivity, while tox = 1.83 · 10−8 (m) is the thickness of the gate oxide.
The output transconductance gds (S) is extracted by making the derivative of (5.1)




= βn (Vgs − Vtn − Vds), (5.2)
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Figure 5.6: Small-signal circuit diagram of the resonant oscillator of the ﬁrst version of
DC-DC converter with series core loss.
while the nmos transconductance gm (S) is evaluated by performing the derivative




= βn Vds. (5.3)
Equation (5.3) shows that after ﬁxing the intrinsic parameters such as µn, Cox, and
W/L, the transconductance gm depends only on the Vds value. The M1 on-resistance










In order to analyze by small signals the resonant oscillator, the micro-transformer
is modeled by Lms, Rw1, Rw2, n12, Rcs = Rc n
2
12, and k as discussed in section 3.5.6
on page 41 and 3.6.5 on page 48. The leakage inductances Ll1 and Ll2 are considered
negligible compared to the other impedances, while the self-capacitances C1 and C2 are
neglected. Figure 5.6 shows the small-signal circuit diagram of the resonant oscillator
block with the V0 node grounded of the ﬁrst version of DC-DC converter with series
core loss [2]. The total primary winding resistance Req (Ω) can be deﬁned as:
Req = Rteg +Rw1 +Rcon1, (5.6)
where Rcon1 (Ω) is the parasitic resistance of extra-connections. As shown in (3.36),
Req can be referred at the secondary side thus getting R
′
eq (Ω) deﬁned by:
R′eq = Req n
2
12. (5.7)
Similarly, the total secondary winding resistance R′w2 (Ω) can be obtained as:
R′w2 = Rw2 +Rcon2, (5.8)
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where Rcon2 (Ω) is the parasitic resistance of extra-connections. The equivalent ca-
pacitance Ceq (F) at the secondary side is deﬁned as:




In addition the following capacitive ratio Ck (F
−1) must be considered:
Ck =
C2
Cgs C2 + Cgs C1 + C1 C2
. (5.10)
Finally, the on-resistance in (5.4) can be referred to the secondary side thus obtaining
r′ds (Ω) as:
r′ds = rds n
2
12. (5.11)
The startup requirements are calculated by considering the Barkhausen criterion
which implies that the transfer function, formed by the product of the active part and
passive part, must be equal to unity to reach and self-sustain the oscillation. This
means further that the magnitude of the transfer function must be greater than 1
while its phase shift must be equal to 0 ◦C or a multiple of 360 ◦C [2, 32]. From the















2) is given by:

























If r′ds + R
′
eq  R′w2 equation (5.14) can be reduced to the general expression of the






which depends on Lms and on Ceq. The startup condition is obtained by evaluating
the minimum nmos transconductance gm0 (S) as follows:
gm0 =
n12
Ck Lms r′ds Ceq













Lms(R′eq + r′ds)−RcsCeqRt + CeqR2cs(r′ds +R′eq +R′w2)
.
(5.16)




· Ceq(R′eq R′w2 + r′dsR′w2) + Lms. (5.17)
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Figure 5.7: Circuit diagram for the static characterization of the depletion nmos.











From (5.19) is possible to calculate the minimum source voltage Vteg0 (V) as described
below:
Vteg0 = −V 2ds0
Req βn
2
+ Vds0 (1−Req βn Vtn), (5.20)
hence, the Barkhausen criterion is fulﬁlled if:
gm ≥ gm0 or Vds ≥ Vds0. (5.21)
Equations (5.21) represent the startup condition to reach and maintain the oscillation.
If gm  gm0 or Vds  Vds0 the converter starts to oscillate exponentially, while if
gm ≥ gm0 or Vds ≥ Vds0 the converter starts to oscillate sinusoidally. The small-signal
analysis of the second version of DC-DC converter is similar to that of the ﬁrst one.
Only equations (5.9) and (5.10) change by shorting the coupling capacitor (C2 ∼ ∞),
thus getting:









The startup requirements depend on the nmos transconductance, hence a static
analysis is performed with Cadence Design Systems to characterize M1 for one and
two parallel nmos. The simpliﬁed circuit diagram for the static analysis is shown in
Figure 5.7. The source is represented by Vteg and Req obtained in (5.6). Figure 5.8
on the facing page shows the simulated Vds of a single (top graph) and two parallel
(bottom graph) nmos depletion for Vgs = 0V as a function of Vteg which varies from
0 to 200mV, with a parametric sweep on Req from 0.5 to 10 Ω.
Figure 5.9 on page 106 shows the simulated static curves of a single nmos depletion
for Req = 0 Ω as a function of Vgs which varies from −2 to 2V. The top graph shows
the drain current Ids while the bottom graph shows the transconductance gm shown
5.3. DESIGN OF DC-DC CONVERTERS WITH MICRO-MAGNETICS 105
Figure 5.8: Simulated Vds versus Vteg for single (top graph) and two parallel (bottom graph)
nmos depletion for Vgs = 0V with a parametric sweep on Req.
in (5.3), both with a parametric sweep on Vds = Vteg from 10 to 100mV with a 10mV
step. For an input voltage of Vds = 40mV, the bottom graph of Figure 5.9 shows that
gm reaches the maximum value of 7.0mS at Vgs = −0.45V (near cut-oﬀ), while for
greater Vgs the transconductance decreases as the Ids become stabilized. Figure 5.10
on page 107 shows the gm of a single (top graph) and two parallel (bottom graph) nmos
depletion with respect to the Vteg which varies from 10 to 100mV, with a parametric
sweep on Req from 0.5 to 10 Ω. The values are extracted by choosing the gm values at
Vgs = 0V due to the DC behavior of the M1 gate node connected to the leakage nmos
Mg, as shown in Figure 5.4 on page 100, which holds the gate node close to ground
voltage. The addition of one (or more) parallel nmos depletion allows to rise the gm
only for small values of Req due to the growth of the parasitic capacitance Cgs.
Figure 5.11 on page 107 shows the simulated static curves of a single nmos depletion
for Req = 0 Ω versus Vds = Vteg which varies from 10 to 100mV. The top graph shows
the drain current Ids while the bottom graph shows the transconductance gds shown
in (5.2), both with a parametric sweep on Vgs from −2 to 2V with a 0.4V step. The
top graph of Figure 5.11 shows that M1 is oﬀ until Vgs reaches the threshold voltage
Vtn, while for greater Vgs it works always in the triode mode due to the reduced Vds
values, as shown in the bottom graph of Figure 5.11. Figure 5.12 on page 108 shows
the gds of a single (top graph) and two parallel (bottom graph) nmos depletion as a
function of the Vteg which varies from 10 to 100mV, with a parametric sweep on Req
from 0.5 to 10 Ω. The values are extracted by choosing the gds values for Vgs = 0V
as discussed before. The addition of one (or more) parallel nmos depletion allow to
increase the gds thus reducing the on-resistance rds.
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Figure 5.9: Simulated Ids versus Vgs (top graph) and gm versus Vgs (bottom graph) with
a parametric sweep on Vds = Vteg of a single nmos depletion for Req = 0 Ω.
The static analysis allows to ﬁnd the gds and gm values of M1 (single or two
parallel). Later gm can be compared with the minimum gm0 in (5.16) or (5.17), which
satisﬁes the Barkhausen criterion accordingly to (5.21). Therefore, if gm ≥ gm0 or
equivalently Vds ≥ Vds0, the converter reaches and maintains the oscillation at the
resonant frequency f0 given in (5.12) or (5.14).
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Figure 5.10: Simulated gm at Vgs = 0V versus Vteg for single (top graph) and two parallel
(bottom graph) nmos depletion with a parametric sweep on Req.
Figure 5.11: Simulated Ids versus Vds (top graph) and gds versus Vds (bottom graph) with
a parametric sweep on Vgs of a single nmos depletion for Req = 0 Ω.
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Figure 5.12: Simulated gds at Vgs = 0V versus Vteg for single (top graph) and two parallel
(bottom graph) nmos depletion with a parametric sweep on Req.
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5.3.4 Small-signal and simulation results
The transformer is modeled by using the measurement and analytical results of
the device fabricated with 5975000801 ferrite (µrc = 5000) and T1 layout (1 : 38) on
PCB shown in Figure 4.22 on page 77 and Figure 4.23 on page 78, respectively. This
transformer has the highest secondary self-inductance and turns ratio which ensure
maximum performance of the converter, however it has high secondary resistance. The
results at ≈ 1.0MHz report L11 = 0.15 µH, L22 = 195 µH, Rw1 = 0.8 Ω, Rw2 = 3.8 Ω,
Rcs ≈ 600 Ω and k ≈ 0.9. The parasitic resistances of internal interconnections
and gold bonding wires (db = 25 µm) from chip to CLCC68 package (as discussed
in section 4.2.1) are estimated to be Rcon1 = 0.55 + 0.80 = 1.35 Ω and Rcon2 =
1.13 + 0.80 = 1.93 Ω for the primary and secondary side, respectively.
The source is modeled with Vteg = 40mV, Rteg = 0.43 Ω (from CP series TEG
module [91]), while the nmos depletion M1 is modeled at Vgs ≈ 0V with Cox =
0.0019Fm−2, W = 2mm, L = 8 µm, µn = 0.0451m2V−1 s−1, Vtn = −0.882V (from
NMOS5VDEPL model [86]), while Vds depends on Req as shown in Figure 5.8 on
page 105. The self-startup capability is evaluated from the small-signal analysis com-
bined with the static characterization by calculating the startup condition. The trans-
former equivalent parameters are calculated below:




Req = Rteg +Rw1 +Rcon1 = 2.58 Ω,
R′eq = Req n
2
12 = 3.35 kΩ,
R′w2 = Rw2 +Rcon2 = 5.73 Ω.
Now we compute the capacitances:
Cgs = CoxW L/2 = 1.51 pF,
Ceq = C1 + Cgs ≈ 152 pF,
Ck = 1/Ceq = 6.58 · 109 F−1.
and the nmos parameters:
βn = µn CoxW/L = 0.213AV
−2,
gds = βn (Vgs − Vtn − Vds) = 182mS,
rds = 1/gds = 5.50 Ω,
r′ds = rds n
2
12 = 7.15 kΩ,
gm = βn Vds = 6.0mS.
where Vds = 28mV is estimated from Figure 5.8 depending on Req. The previously
calculated values of gm and gds are in good agreement with the values obtained by
the static characterization shown in Figure 5.10 and 5.12. The startup requirements
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Figure 5.13: Oscillation frequency of the converter as a function of frequency for
5943000801, 5975000801, and BA64290P36X830 core with T1 layout, and for
the 40012 core.
The analytical results show that the minimum source voltage is Vteg0 = 154mV. Since
gm < gm0 and Vds < Vds0 the converter can not start to oscillate. This is mainly due
to the high Rcs with 5975000801 ferrite at 1MHz. However, gm can be improved by
adding one (or more) parallel nmos depletion but only for small values of Req due to
the growth of gds which increases the gm0 from (5.17).
While (5.12) gives the static oscillation frequency of the converter, a more accu-
rate expression for f0 can be obtained by including the AC analytical model of the
micro-transformer. This model comprises skin eﬀects in the windings analyzed in
section 3.6.2 on page 43 and the complex permeability presented in section 3.6.6 on
page 49. Therefore, the self-inductances are modeled by (3.137), the winding resis-
tances are modeled by (4.8), while the core ESR is modeled by (3.138). Figure 5.13
shows the oscillation frequency in (5.12) as a function of frequency for devices with
5943000801, 5975000801, and BA64290P36X830 core with T1 layout fabricated on
PCB substrate, and with the 40012 core fabricated on silicon substrate. Figure 5.13
allows to ﬁnd the point at which the oscillation frequency f0 equals the frequency of
operation fop of the devices. The results shows that this point is close to 2.3MHz
for 5943000801 core, 1.0MHz for both 5975000801 and BA64290P36X830 cores, and
3.5MHz for 40012 core. The modeling results for 5943000801 core (µrc = 800) and
T1 layout (1 : 38) at ≈ 2.3MHz report L11 = 0.025 µH, L22 = 22 µH, Rw1 = 0.8 Ω,
Rw2 = 3.8 Ω, Rcs ≈ 210 Ω and k ≈ 0.75. The modeling results for BA64290P36X830
core (µrc = 4300) and T1 layout (1 : 38) at ≈ 1.0MHz report L11 = 0.14 µH,
L22 = 190µH, Rw1 = 0.8 Ω, Rw2 = 3.8 Ω, Rcs ≈ 530 Ω and k ≈ 0.85. The mod-
eling results for 40012 core (µrc = 500 and 1 : 38) at ≈ 3.5MHz report L11 = 0.18 µH,
L22 = 20 µH, Rw1 = 1.2 Ω, Rw2 = 14.8 Ω, Rcs ≈ 50 Ω and k ≈ 0.62. Table 5.1 on
the facing page shows the startup conditions calculated at the optimum frequency
f0 = fop for the 5943000801, 5975000801, and BA64290P36X830 core with T1 layout,
and for the 40012 core.
The resonant oscillator of the second version of DC-DC converter is simulated
with Cadence Design Systems with the V0 node grounded (without load). The trans-
former is modeled with the measurements of the device with 5975000801 ferrite at
1MHz. The trigger condition is obtained by adding noise sources at the beginning
of each simulations. However, this does not aﬀect the startup requirements which
are imposed from (5.21). The simulations are performed with a transient (from 0
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Table 5.1: Startup conditions evaluated at f0 = fop for 5943000801, 5975000801, and
BA64290P36X830 core with T1 layout, and for the 40012 core.
Device 5943000801 5975000801 B64290P36X830 40012
Lms (µH) 16.5 176 162 12.4
n12 29.7 36.1 36.8 10.5
Req (Ω) 2.58 2.58 2.58 2.98
R′eq (kΩ) 2.27 3.35 3.50 0.33
R′w2 (Ω) 5.73 5.73 5.73 16.7
rds (Ω) 5.50 5.50 5.50 5.50
r′ds (kΩ) 4.84 7.15 7.46 0.61
f0 (MHz) 2.40 0.82 0.88 3.56
gm (mS) 6.0 6.0 6.0 6.0
gm0 (mS) 54.5 22.6 23.6 29.7
Vds0 (mV) 256 106 111 139
Vteg0 (mV) 362 154 161 211
to 1ms) and transient noise (from 0 to 1ms) analyses with: noise bandwidth be-
tween 1 to 4MHz, all mosfet noise sources (Flicker and Thermal), setup corners with
typical global variations (TYP), very high accuracy tuning (VHIGH), and minimum
conductance equal to Gmin = 10
−21 S. Firstly, the transformer is simulated without
core loss (Rcs = 0 Ω). In this case the analytical results show that the converter
can start to oscillate from gm0 = 5.3mS and Vteg0 = 37.0mV with an oscillation fre-
quency equal to f0 = 0.97MHz. Hence, the transient analysis considers a source with
Vteg = 50mV resulted to be the minimum DC voltage, Rteg = 430mΩ, and the device
with L11 = 0.15 µH, L22 = 195 µH, Rw1 = 0.8 Ω, Rw2 = 3.8 Ω, Rcs ≈ 0 Ω, k ≈ 0.9,
Rcon1 = 1.35 Ω and Rcon2 = 1.93 Ω. Figure 5.14 on the next page shows the time
responses from 0 to 0.1ms of voltages and currents at both primary and secondary
winding swithout core loss. Figure 5.14 shows that the converter starts to oscillate
exponentially, while the simulated f0 is 0.92MHz.
Later, the transformer is simulated with core loss (Rcs ≈ 600 Ω) with an equivalent
parallel core loss resistor estimated from (3.140) to beRps = Rcs[1+(2pi f Lms/Rcs)
2] =
2.64 kΩ as discussed in section 3.6.6 on page 49. Figure 5.15 on the next page shows
the small-signal circuit diagram of the resonant oscillator block of the ﬁrst version of
DC-DC converter with parallel core loss. The analytical results show that the con-
verter can start to oscillate from gm0 = 22.6mS and Vteg0 = 154mV with an oscillation
frequency equal to f0 = 0.82MHz. Hence, the transient analysis considers a source
with Vteg = 220mV resulted to be the minimum DC voltage, Rteg = 430mΩ, and the
device with L11 = 0.15 µH, L22 = 195 µH, Rw1 = 0.8 Ω, Rw2 = 3.8 Ω, Rcs ≈ 600 Ω,
k ≈ 0.9, Rcon1 = 1.35 Ω and Rcon2 = 1.93 Ω. Figure 5.16 on page 113 shows the time
responses from 0 to 0.1ms of voltages and currents at both primary and secondary
windings with core loss. Figure 5.16 shows that the converter starts to oscillate expo-
nentially, while the simulated f0 is 0.88MHz.
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Figure 5.14: Simulation results without load: voltages (top ﬁgure) and currents (bottom
ﬁgure) at the primary and secondary windings with 5975000801 ferrite without
core loss and T1 layout.
Figure 5.15: Small-signal circuit diagram of the resonant oscillator of the ﬁrst version of
DC-DC converter with parallel core loss.
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Figure 5.16: Simulation results without load: voltages (top ﬁgure) and currents (bottom
ﬁgure) at the primary and secondary windings with 5975000801 ferrite with
core loss and T1 layout.
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Figure 5.17: Schematic of the low-voltage IC DC-DC resonant converter.
5.3.5 Experimental results
The converter is fabricated in 0.32 µm BCD6s technology at STMicroelectronics.
The overall schematic is presented in Figure 5.17. The left picture of Figure 4.32
on page 88 shows a microphotograph of the IC prototype. The top metalization is
compatible with the mounting of magnetics on-top of the silicon die. However, the
following results are obtained with devices fabricated on PCB substrate due to the
higher inductance and turns ratio.
Measurements are realized on the second version of DC-DC converter (Figure 5.5
on page 101) with single M1 and single C1 combined with the transformer with
5975000801 core and T1 layout. Measures with no Cin and no load report that the
circuit starts to oscillate from Vteg0 = 0.28V. This is in good agreement with small-
signal and simulation results described in the previous section. However, the measured
Vteg0 is higher than the simulated value of 0.22V due to a mismatch in the fabrication
of the nmos depletion. In fact, M1 results to have a higher threshold estimated to
Vtn ≈ −0.80V that decreases the gm at Vgs = 0V. Figure 5.18 on the facing page
shows the experimental waveform without load at Vteg = 0.36V with a measured f0
equal to 0.6MHz. Measures with Cout = 22nF report that the prototype is capable to
convert an input voltage down to Vteg = 0.33V to a rectiﬁed output of Vrect = 0.80V
(at Vteg = 0.40V) greater than the typical threshold voltage of a mosfet. In addition,
for an input of 0.59V the circuit provides an output of 2.0V. Figure 5.19 on the next
page shows the experimental waveforms with load at Vteg = 0.50V with a measured f0
equal to 1.03MHz and an output of Vrect = 1.3V. Finally, Figure 5.20 on the facing
page shows the experimental startup waveforms with load at Vteg = 0.37V.
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Figure 5.18: Experimental waveform without load at Vteg = 0.36V: secondary winding
voltage with 5975000801 ferrite and T1 layout.
Figure 5.19: Experimental waveforms with load at Vteg = 0.50V: secondary winding and
rectiﬁed output voltages with 5975000801 ferrite and T1 layout.
Figure 5.20: Experimental startup waveforms with load at Vteg = 0.37V: secondary wind-
ing, rectiﬁed output, and input voltages with 5975000801 ferrite and T1 layout.

Conclusions and future works
This thesis has investigated a new approach for realizing bond wire magnetics for
power converter applications, thus enabling the development of new platforms denoted
as PwrSiP and PwrSoC for package and wafer level integrations. Several prototypes of
bond wire transformers with gold IC bonding wires have been modeled and designed
in order to get high inductance and turns ratio in a small footprint area in a frequency
range between 10 kHz and 5MHz. The devices have been fabricated on both PCB
and silicon substrates with toroidal and race-track shaped toroidal cores, and various
layouts depending on minimum spacing, minimum bond pad pitch and metalization
width.
Several high-permeability toroidal magnetic cores have been characterized and
micro-machined with the intent to maximize the secondary self-inductance and num-
ber of turns based on a manufacturable and repeatable wire bonding technology on
PCB substrate. Measurement results show that the use of ferrite cores with respect
to air cores increases the secondary self-inductance up to 315 µH with low DC series
resistance, and improves the coupling coeﬃcient to ≈ 0.9 with an eﬀective turns ratio
of ≈ 35, which represent the actual state-of-the-art for highly eﬃcient bond wire mag-
netics. In addition, the maximum Q-factor measured at the secondary side is 24.5 at
100 kHz.
An LTCC race-track magnetic core has been characterized and fabricated with
the target of maximizing the secondary self-inductance and number of turns based
on a repeatable wire bonding process on top of a 0.32 µm BCD6s silicon substrate
fabricated at STMicroelectronics. Measurement results report that the use of the
LTCC core with respect to the air core improves the secondary self-inductance up to
23 µH with low DC series resistance, and enhances the coupling coeﬃcient to ≈ 0.6
with an eﬀective turns ratio of ≈ 7.0. Finally, the maximum Q-factor measured at
secondary side is 10.5 at 1.4MHz.
A resonant DC-DC converter is designed and fabricated in 0.32 µm BCD6s silicon
technology at STMicroelectronics with a depletion nmosfet and bond wire micro-
transformer for EH applications. Experimental measures report that the circuit starts
to oscillate from a TEG voltage down to 280mV while begins to convert from an
input voltage down to 330mV to a rectiﬁed output voltage of 800mV (at an input of
400mV) higher than the conventional threshold voltage of a mosfet.
The approach proposed in this thesis for developing bond wire magnetics is cost-
eﬀective and enables a ﬂexible design of inductors and transformers with adjustable
performance by varying wire loop height and core thickness, and very small EMI due to
the toroidal geometry. This makes possible the evolution of PwrSiP and PwrSoC with
reliable highly eﬃcient magnetics with high inductances and turns ratios compatible
with IC designs.
At this moment, many works are in progress. Several LTCC and laminated
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anisotropic Vitrovac race-track cores are being assembled by Foundation Bruno Kessler
(FBK), Trento (IT) with gold IC bonding wires on PCB substrate in a footprint area
of 7.0mm · 4.1mm, and on silicon substrate in a footprint area of 3.93mm · 3.81mm
with a smaller package to reduce the parasitic inductance. This new designs will allow
the development of high turns and high inductance micro-magnetics. In addition, a
new solution of resonant DC-DC converter is being fabricated in 0.32 µm BCD6s tech-
nology at STMicroelectronics able to startup from ultra low-voltage down to 50mV
with a bond wire transformer mounted on-top of the die.
Future works include further miniaturization such as the evolution of ﬂip-chip
bonded magnetics with reduced core thickness for tiny IC packages < 0.2mm and
standard FC bonders. Flip-chip magnetics can guarantee a better coupling compared
to bond wire magnetics because the more compact structure. This enables the real-
ization of high power density components with low cost production processes. Fur-
thermore they allow to decrease the series resistance with electroplated metalizations
and small solder bumps thus improving the overall Q-factor.
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